Searched +full:0 +full:xcd00 (Results 1 – 17 of 17) sorted by relevance
/Linux-v5.10/Documentation/devicetree/bindings/usb/ |
D | qcom,dwc3.yaml | 106 "^dwc3@[0-9a-f]+$": 137 reg = <0 0x0a6f8800 0 0x400>; 167 reg = <0 0x0a600000 0 0xcd00>; 169 iommus = <&apps_smmu 0x740 0>;
|
/Linux-v5.10/drivers/staging/media/meson/vdec/ |
D | hevc_regs.h | 9 #define HEVC_ASSIST_MMU_MAP_ADDR 0xc024 11 #define HEVC_ASSIST_MBOX1_CLR_REG 0xc1d4 12 #define HEVC_ASSIST_MBOX1_MASK 0xc1d8 14 #define HEVC_ASSIST_SCRATCH_0 0xc300 15 #define HEVC_ASSIST_SCRATCH_1 0xc304 16 #define HEVC_ASSIST_SCRATCH_2 0xc308 17 #define HEVC_ASSIST_SCRATCH_3 0xc30c 18 #define HEVC_ASSIST_SCRATCH_4 0xc310 19 #define HEVC_ASSIST_SCRATCH_5 0xc314 20 #define HEVC_ASSIST_SCRATCH_6 0xc318 [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/qcom/ |
D | ipq8074.dtsi | 17 #clock-cells = <0>; 23 #clock-cells = <0>; 28 #address-cells = <0x1>; 29 #size-cells = <0x0>; 31 CPU0: cpu@0 { 34 reg = <0x0>; 43 reg = <0x1>; 51 reg = <0x2>; 59 reg = <0x3>; 65 cache-level = <0x2>; [all …]
|
D | qcs404.dtsi | 22 #clock-cells = <0>; 28 #clock-cells = <0>; 35 #size-cells = <0>; 40 reg = <0x100>; 54 reg = <0x101>; 68 reg = <0x102>; 82 reg = <0x103>; 101 CPU_SLEEP_0: cpu-sleep-0 { 104 arm,psci-suspend-param = <0x40000003>; 158 reg = <0 0x80000000 0 0>; [all …]
|
D | sm8150.dtsi | 28 #clock-cells = <0>; 35 #clock-cells = <0>; 43 #size-cells = <0>; 45 CPU0: cpu@0 { 48 reg = <0x0 0x0>; 51 qcom,freq-domain = <&cpufreq_hw 0>; 65 reg = <0x0 0x100>; 68 qcom,freq-domain = <&cpufreq_hw 0>; 80 reg = <0x0 0x200>; 83 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
D | msm8998.dtsi | 14 qcom,msm-id = <292 0x0>; 24 reg = <0 0 0 0>; 33 reg = <0x0 0x85800000 0x0 0x600000>; 38 reg = <0x0 0x85e00000 0x0 0x100000>; 43 reg = <0x0 0x86000000 0x0 0x200000>; 48 reg = <0x0 0x86200000 0x0 0x2d00000>; 54 reg = <0x0 0x88f00000 0x0 0x200000>; 62 reg = <0x0 0x8ab00000 0x0 0x700000>; 67 reg = <0x0 0x8b200000 0x0 0x1a00000>; 72 reg = <0x0 0x8cc00000 0x0 0x7000000>; [all …]
|
D | sdm845.dtsi | 73 reg = <0 0x80000000 0 0>; 82 reg = <0 0x85700000 0 0x600000>; 87 reg = <0 0x85e00000 0 0x100000>; 92 reg = <0 0x85fc0000 0 0x20000>; 98 reg = <0x0 0x85fe0000 0 0x20000>; 103 reg = <0x0 0x86000000 0 0x200000>; 108 reg = <0 0x86200000 0 0x2d00000>; 114 reg = <0 0x88f00000 0 0x200000>; 122 reg = <0 0x8ab00000 0 0x1400000>; 127 reg = <0 0x8bf00000 0 0x500000>; [all …]
|
/Linux-v5.10/arch/arm/boot/dts/ |
D | uniphier-pro4.dtsi | 17 #size-cells = <0>; 19 cpu@0 { 22 reg = <0>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 64 reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, 65 <0x506c0000 0x400>; 66 interrupts = <0 174 4>, <0 175 4>; 77 reg = <0x54006000 0x100>; 79 #size-cells = <0>; [all …]
|
D | uniphier-pro5.dtsi | 15 #size-cells = <0>; 17 cpu@0 { 20 reg = <0>; 116 #clock-cells = <0>; 121 #clock-cells = <0>; 136 reg = <0x500c0000 0x2000>, <0x503c0100 0x8>, 137 <0x506c0000 0x400>; 138 interrupts = <0 190 4>, <0 191 4>; 149 reg = <0x500c8000 0x2000>, <0x503c8100 0x8>, 150 <0x506c8000 0x400>; [all …]
|
D | uniphier-pxs2.dtsi | 18 #size-cells = <0>; 20 cpu0: cpu@0 { 23 reg = <0>; 111 #clock-cells = <0>; 116 #clock-cells = <0>; 162 reg = <0x500c0000 0x2000>, <0x503c0100 0x8>, 163 <0x506c0000 0x400>; 164 interrupts = <0 174 4>, <0 175 4>, <0 190 4>, <0 191 4>; 175 reg = <0x54006000 0x100>; 177 #size-cells = <0>; [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/socionext/ |
D | uniphier-pxs3.dtsi | 20 #size-cells = <0>; 39 cpu0: cpu@0 { 42 reg = <0 0x000>; 52 reg = <0 0x001>; 62 reg = <0 0x002>; 72 reg = <0 0x003>; 126 #clock-cells = <0>; 181 reg = <0x0 0x81000000 0x0 0x01000000>; 186 soc@0 { 190 ranges = <0 0 0 0xffffffff>; [all …]
|
D | uniphier-ld20.dtsi | 20 #size-cells = <0>; 42 cpu0: cpu@0 { 45 reg = <0 0x000>; 55 reg = <0 0x001>; 65 reg = <0 0x100>; 75 reg = <0 0x101>; 167 #clock-cells = <0>; 222 reg = <0x0 0x81000000 0x0 0x01000000>; 227 soc@0 { 231 ranges = <0 0 0 0xffffffff>; [all …]
|
/Linux-v5.10/drivers/ptp/ |
D | idt8a340_reg.h | 8 * Based on 4.8.0, SCSR rev C commit a03c7ae5 13 #define PAGE_ADDR_BASE 0x0000 14 #define PAGE_ADDR 0x00fc 16 #define HW_REVISION 0x8180 17 #define REV_ID 0x007a 19 #define HW_DPLL_0 (0x8a00) 20 #define HW_DPLL_1 (0x8b00) 21 #define HW_DPLL_2 (0x8c00) 22 #define HW_DPLL_3 (0x8d00) 23 #define HW_DPLL_4 (0x8e00) [all …]
|
/Linux-v5.10/drivers/usb/dwc3/ |
D | dwc3-qcom.c | 27 #define QSCRATCH_HS_PHY_CTRL 0x10 31 #define QSCRATCH_SS_PHY_CTRL 0x30 34 #define QSCRATCH_GENERAL_CFG 0x08 35 #define PIPE_UTMI_CLK_SEL BIT(0) 39 #define PWR_EVNT_IRQ_STAT_REG 0x58 43 #define SDM845_QSCRATCH_BASE_OFFSET 0xf8800 44 #define SDM845_QSCRATCH_SIZE 0x400 45 #define SDM845_DWC3_CORE_SIZE 0xcd00 52 #define APPS_USB_AVG_BW 0 162 return 0; in dwc3_qcom_register_extcon() [all …]
|
/Linux-v5.10/Documentation/networking/ |
D | arcnet-hardware.rst | 269 values in the Linux ARCnet driver are only from 0x200 through 0x3F0. (If 272 a doc I got from Novell, MS Windows prefers values of 0x300 or more, 274 this may be because, if your card is at 0x2E0, probing for a serial port 275 at 0x2E8 will reset the card and probably mess things up royally. 277 - Avery's favourite: 0x300. 292 IRQ 0 Timer 0 (Not on bus) 340 Anything less than 0xA0000 is, well, a BAD idea since it isn't above 343 - Avery's favourite: 0xD0000 346 address from 0 to 255. Unlike Ethernet, you can set this address 349 on a network. DON'T use 0 or 255, since these are reserved (although [all …]
|
/Linux-v5.10/drivers/net/usb/ |
D | r8152.c | 43 #define PLA_IDR 0xc000 44 #define PLA_RCR 0xc010 45 #define PLA_RMS 0xc016 46 #define PLA_RXFIFO_CTRL0 0xc0a0 47 #define PLA_RXFIFO_CTRL1 0xc0a4 48 #define PLA_RXFIFO_CTRL2 0xc0a8 49 #define PLA_DMY_REG0 0xc0b0 50 #define PLA_FMC 0xc0b4 51 #define PLA_CFG_WOL 0xc0b6 52 #define PLA_TEREDO_CFG 0xc0bc [all …]
|
/Linux-v5.10/fs/nls/ |
D | nls_cp949.c | 17 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x00-0x07 */ 18 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x08-0x0F */ 19 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x10-0x17 */ 20 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x18-0x1F */ 21 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x20-0x27 */ 22 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x28-0x2F */ 23 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x30-0x37 */ 24 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,/* 0x38-0x3F */ 25 0x0000,0xAC02,0xAC03,0xAC05,0xAC06,0xAC0B,0xAC0C,0xAC0D,/* 0x40-0x47 */ 26 0xAC0E,0xAC0F,0xAC18,0xAC1E,0xAC1F,0xAC21,0xAC22,0xAC23,/* 0x48-0x4F */ [all …]
|