/Linux-v6.1/arch/sh/boards/mach-hp6xx/ |
D | setup.c | 21 #define SCPCR 0xa4000116 22 #define SCPDR 0xa4000136 26 [0] = { 27 .start = 0x15000000 + 0x1f0, 28 .end = 0x15000000 + 0x1f0 + 0x08 - 0x01, 32 .start = 0x15000000 + 0x1fe, 33 .end = 0x15000000 + 0x1fe + 0x01, 37 .start = evt2irq(0xba0), 87 sh_dac_output(0, pdata->channel); in dac_audio_stop() 149 sh_dac_output(0, DAC_SPEAKER_VOLUME); in hp6xx_setup()
|
/Linux-v6.1/Documentation/devicetree/bindings/arm/mediatek/ |
D | mediatek,imgsys.txt | 28 reg = <0 0x15000000 0 0x1000>;
|
D | mediatek,mt8195-clock.yaml | 70 reg = <0x10720000 0x1000>; 77 reg = <0x11d03000 0x1000>; 84 reg = <0x11e05000 0x1000>; 91 reg = <0x13fbf000 0x1000>; 98 reg = <0x14000000 0x1000>; 105 reg = <0x14e00000 0x1000>; 112 reg = <0x14e02000 0x1000>; 119 reg = <0x14e03000 0x1000>; 126 reg = <0x14f00000 0x1000>; 133 reg = <0x15000000 0x1000>; [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | integrator.dtsi | 12 reg = <0x0 0x0>; 17 reg = <0x10000000 0x200>; 18 ranges = <0x0 0x10000000 0x200>; 23 led@c,0 { 25 reg = <0x0c 0x04>; 26 offset = <0x0c>; 27 mask = <0x01>; 36 reg = <0x12000000 0x100>; 40 reg = <0x13000000 0x100>; 46 reg = <0x13000100 0x100>; [all …]
|
D | omap3-lilly-dbb056.dts | 25 pinctrl-0 = <&lcd_pins>; 29 OMAP3_CORE1_IOPAD(0x2114, PIN_INPUT | MUX_MODE4) /* cam_fld.gpio_98 */ 35 OMAP3_CORE1_IOPAD(0x212e, PIN_INPUT | MUX_MODE4) /* cam_xclkb.gpio_111 -> sja1000 IRQ */ 41 …OMAP3_CORE1_IOPAD(0x218c, PIN_OUTPUT | PIN_OFF_OUTPUT_HIGH | MUX_MODE4) /* mcbsp1_clk.gpio_156 -… 47 OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0) /* dss_pclk.dss_pclk */ 48 OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0) /* dss_hsync.dss_hsync */ 49 OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0) /* dss_vsync.dss_vsync */ 50 OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0) /* dss_acbias.dss_acbias */ 51 OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0) /* dss_data0.dss_data0 */ 52 OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0) /* dss_data1.dss_data1 */ [all …]
|
D | imx1.dtsi | 38 reg = <0x00223000 0x1000>; 42 #size-cells = <0>; 45 cpu@0 { 47 reg = <0>; 59 #clock-cells = <0>; 75 reg = <0x00200000 0x10000>; 80 reg = <0x00202000 0x1000>; 89 reg = <0x00203000 0x1000>; 98 reg = <0x00205000 0x1000>; 109 reg = <0x00206000 0x1000>; [all …]
|
D | mt7623n.dtsi | 22 reg = <0 0x13000000 0 0x200>; 29 reg = <0 0x13040000 0 0x30000>; 55 reg = <0 0x14000000 0 0x1000>; 62 reg = <0 0x14010000 0 0x1000>; 64 mediatek,larb-id = <0>; 74 reg = <0 0x16010000 0 0x1000>; 86 reg = <0 0x15001000 0 0x1000>; 99 reg = <0 0x15000000 0 0x1000>; 106 reg = <0 0x10205000 0 0x1000>; 117 reg = <0 0x15004000 0 0x1000>; [all …]
|
D | omap3-lilly-a83x.dtsi | 13 bootargs = "console=ttyO0,115200n8 vt.global_cursor_default=0 consoleblank=0"; 18 reg = <0x80000000 0x8000000>; /* 128 MB */ 50 #phy-cells = <0>; 59 OMAP3_WKUP_IOPAD(0x2a5a, PIN_INPUT | MUX_MODE4) /* reserved.gpio_129 */ 65 OMAP3_WKUP_IOPAD(0x2a16, PIN_INPUT_PULLUP | MUX_MODE4) /* sys_boot6.gpio_8 */ 71 OMAP3_WKUP_IOPAD(0x2a56, PIN_INPUT | MUX_MODE4) /* reserved.gpio_126 */ 81 OMAP3_CORE1_IOPAD(0x217c, PIN_OUTPUT | MUX_MODE0) /* uart1_tx.uart1_tx */ 82 OMAP3_CORE1_IOPAD(0x217e, PIN_OUTPUT | MUX_MODE0) /* uart1_rts.uart1_rts */ 83 OMAP3_CORE1_IOPAD(0x2180, PIN_INPUT | MUX_MODE0) /* uart1_cts.uart1_cts */ 84 OMAP3_CORE1_IOPAD(0x2182, PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */ [all …]
|
D | qcom-sdx65.dtsi | 18 qcom,msm-id = <458 0x10000>, <483 0x10000>, <509 0x10000>; 23 reg = <0 0>; 31 #clock-cells = <0>; 38 #clock-cells = <0>; 44 #clock-cells = <0>; 50 #size-cells = <0>; 52 cpu0: cpu@0 { 55 reg = <0x0>; 113 reg = <0x8fcad000 0x40000>; 118 reg = <0x8fcfd000 0x1000>; [all …]
|
D | qcom-sdx55.dtsi | 20 qcom,msm-id = <357 0x10000>, <368 0x10000>, <418 0x10000>; 25 reg = <0 0>; 31 #clock-cells = <0>; 38 #clock-cells = <0>; 44 #clock-cells = <0>; 51 #size-cells = <0>; 53 cpu0: cpu@0 { 56 reg = <0x0>; 108 reg = <0x8fc00000 0x80000>; 113 reg = <0x8fc80000 0x40000>; [all …]
|
D | mt2701.dtsi | 25 #size-cells = <0>; 28 cpu@0 { 31 reg = <0x0>; 36 reg = <0x1>; 41 reg = <0x2>; 46 reg = <0x3>; 57 reg = <0 0x80002000 0 0x1000>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 73 clk26m: oscillator@0 { [all …]
|
/Linux-v6.1/arch/sh/include/mach-common/mach/ |
D | urquell.h | 6 * ------ 0x00000000 ------------------------------------ 8 * -----+ 0x04000000 ------------------------------------ 10 * -----+ 0x08000000 ------------------------------------ 13 * -----+ 0x10000000 ------------------------------------ 15 * -----+ 0x14000000 ------------------------------------ 17 * -----+ 0x18000000 ------------------------------------ 19 * -----+ 0x1c000000 ------------------------------------ 24 #define NOR_FLASH_ADDR 0x00000000 25 #define NOR_FLASH_SIZE 0x04000000 27 #define CS1_BASE 0x05000000 [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
D | mt8167.dtsi | 22 reg = <0 0x10000000 0 0x1000>; 28 reg = <0 0x10001000 0 0x1000>; 34 reg = <0 0x10018000 0 0x710>; 40 reg = <0 0x10006000 0 0x1000>; 45 #size-cells = <0>; 53 #power-domain-cells = <0>; 62 #power-domain-cells = <0>; 69 #power-domain-cells = <0>; 78 #size-cells = <0>; 85 #size-cells = <0>; [all …]
|
D | mt7986a.dtsi | 17 clk40m: oscillator@0 { 20 #clock-cells = <0>; 26 #size-cells = <0>; 27 cpu0: cpu@0 { 31 reg = <0x0>; 39 reg = <0x1>; 47 reg = <0x2>; 55 reg = <0x3>; 71 reg = <0 0x43000000 0 0x30000>; 77 reg = <0 0x4fc00000 0 0x00100000>; [all …]
|
D | mt6797.dtsi | 25 #size-cells = <0>; 27 cpu0: cpu@0 { 31 reg = <0x000>; 38 reg = <0x001>; 45 reg = <0x002>; 52 reg = <0x003>; 59 reg = <0x100>; 66 reg = <0x101>; 73 reg = <0x102>; 80 reg = <0x103>; [all …]
|
/Linux-v6.1/arch/sh/boards/ |
D | board-urquell.c | 32 * SW2 0x1x xxxx -> little endian 39 * 0x00000000 - 0x04000000 (CS0) Nor Flash 40 * 0x04000000 - 0x04200000 (CS1) SRAM 41 * 0x05000000 - 0x05800000 (CS1) on board register 42 * 0x05800000 - 0x06000000 (CS1) LAN91C111 43 * 0x06000000 - 0x06400000 (CS1) PCMCIA 44 * 0x08000000 - 0x10000000 (CS2-CS3) DDR3 45 * 0x10000000 - 0x14000000 (CS4) PCIe 46 * 0x14000000 - 0x14800000 (CS5) Core0 LRAM/URAM 47 * 0x14800000 - 0x15000000 (CS5) Core1 LRAM/URAM [all …]
|
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/nbio/ |
D | nbio_7_0_default.h | 26 #define cfgNB_NBCFG0_NB_VENDOR_ID_DEFAULT 0x00000000 27 #define cfgNB_NBCFG0_NB_DEVICE_ID_DEFAULT 0x00000000 28 #define cfgNB_NBCFG0_NB_COMMAND_DEFAULT 0x00000000 29 #define cfgNB_NBCFG0_NB_STATUS_DEFAULT 0x00000000 30 #define cfgNB_NBCFG0_NB_REVISION_ID_DEFAULT 0x00000000 31 #define cfgNB_NBCFG0_NB_REGPROG_INF_DEFAULT 0x00000000 32 #define cfgNB_NBCFG0_NB_SUB_CLASS_DEFAULT 0x00000000 33 #define cfgNB_NBCFG0_NB_BASE_CODE_DEFAULT 0x00000000 34 #define cfgNB_NBCFG0_NB_CACHE_LINE_DEFAULT 0x00000000 35 #define cfgNB_NBCFG0_NB_LATENCY_DEFAULT 0x00000000 [all …]
|
/Linux-v6.1/arch/arm/mach-versatile/ |
D | integrator-hardware.h | 14 #define IO_BASE 0xF0000000 // VA of IO 15 #define IO_SIZE 0x0B000000 // How much? 19 #define IO_ADDRESS(x) (((x) & 0x000fffff) | (((x) >> 4) & 0x0ff00000) | IO_BASE) 25 #define INTEGRATOR_BOOT_ROM_LO 0x00000000 26 #define INTEGRATOR_BOOT_ROM_HI 0x20000000 40 #define INTEGRATOR_SSRAM_BASE 0x00000000 41 #define INTEGRATOR_SSRAM_ALIAS_BASE 0x10800000 44 #define INTEGRATOR_FLASH_BASE 0x24000000 47 #define INTEGRATOR_MBRD_SSRAM_BASE 0x28000000 53 #define INTEGRATOR_SDRAM_BASE 0x00040000 [all …]
|
/Linux-v6.1/fs/freevxfs/ |
D | vxfs.h | 20 #define VXFS_SUPER_MAGIC 0xa501FCF5 176 * File modes. File types above 0xf000 are vxfs internal only, they should 181 VXFS_ISUID = 0x00000800, /* setuid */ 182 VXFS_ISGID = 0x00000400, /* setgid */ 183 VXFS_ISVTX = 0x00000200, /* sticky bit */ 184 VXFS_IREAD = 0x00000100, /* read */ 185 VXFS_IWRITE = 0x00000080, /* write */ 186 VXFS_IEXEC = 0x00000040, /* exec */ 188 VXFS_IFIFO = 0x00001000, /* Named pipe */ 189 VXFS_IFCHR = 0x00002000, /* Character device */ [all …]
|
/Linux-v6.1/arch/openrisc/kernel/ |
D | signal.c | 40 int err = 0; in restore_sigcontext() 97 return 0; in _sys_rt_sigreturn() 106 int err = 0; in setup_sigcontext() 154 int err = 0; in setup_rt_frame() 166 err |= __put_user(0, &frame->uc.uc_flags); in setup_rt_frame() 182 err |= __put_user(0xa960, (short __user *)(frame->retcode + 0)); in setup_rt_frame() 184 err |= __put_user(0x20000001, (unsigned long __user *)(frame->retcode + 4)); in setup_rt_frame() 185 err |= __put_user(0x15000000, (unsigned long __user *)(frame->retcode + 8)); in setup_rt_frame() 200 return 0; in setup_rt_frame() 228 unsigned long continue_addr = 0; in do_signal() [all …]
|
/Linux-v6.1/arch/mips/include/asm/mach-au1x00/ |
D | au1000.h | 105 * 0..au1000 1..au1500 2..au1100 3..au1550 4..au1200 5..au1300 108 #define AU1000_AC97_PHYS_ADDR 0x10000000 /* 012 */ 109 #define AU1300_ROM_PHYS_ADDR 0x10000000 /* 5 */ 110 #define AU1300_OTP_PHYS_ADDR 0x10002000 /* 5 */ 111 #define AU1300_VSS_PHYS_ADDR 0x10003000 /* 5 */ 112 #define AU1300_UART0_PHYS_ADDR 0x10100000 /* 5 */ 113 #define AU1300_UART1_PHYS_ADDR 0x10101000 /* 5 */ 114 #define AU1300_UART2_PHYS_ADDR 0x10102000 /* 5 */ 115 #define AU1300_UART3_PHYS_ADDR 0x10103000 /* 5 */ 116 #define AU1000_USB_OHCI_PHYS_ADDR 0x10100000 /* 012 */ [all …]
|
/Linux-v6.1/drivers/media/i2c/ |
D | tc358743_regs.h | 19 #define CHIPID 0x0000 20 #define MASK_CHIPID 0xff00 21 #define MASK_REVID 0x00ff 23 #define SYSCTL 0x0002 24 #define MASK_IRRST 0x0800 25 #define MASK_CECRST 0x0400 26 #define MASK_CTXRST 0x0200 27 #define MASK_HDMIRST 0x0100 28 #define MASK_SLEEP 0x0001 30 #define CONFCTL 0x0004 [all …]
|
/Linux-v6.1/drivers/net/usb/ |
D | lan78xx.h | 9 #define USB_VENDOR_REQUEST_WRITE_REGISTER 0xA0 10 #define USB_VENDOR_REQUEST_READ_REGISTER 0xA1 11 #define USB_VENDOR_REQUEST_GET_STATS 0xA2 32 #define TX_CMD_A_IGE_ (0x20000000) 33 #define TX_CMD_A_ICE_ (0x10000000) 34 #define TX_CMD_A_LSO_ (0x08000000) 35 #define TX_CMD_A_IPE_ (0x04000000) 36 #define TX_CMD_A_TPE_ (0x02000000) 37 #define TX_CMD_A_IVTG_ (0x01000000) 38 #define TX_CMD_A_RVTG_ (0x00800000) [all …]
|
/Linux-v6.1/arch/hexagon/kernel/ |
D | vm_init_segtable.S | 16 * Start with mapping PA=0 to both VA=0x0 and VA=0xc000000 as 16MB large pages. 46 /* VA 0x00000000 */ 59 /* VA 0x40000000 */ 68 /* VA 0x80000000 */ 74 /*0xa8*/.word X,X,X,X 77 /*0xa9*/.word BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000) 79 /*0xa9*/.word X,X,X,X 81 /*0xaa*/.word X,X,X,X 82 /*0xab*/.word X,X,X,X 83 /*0xac*/.word X,X,X,X [all …]
|
/Linux-v6.1/arch/mips/include/asm/mach-ath79/ |
D | ar71xx_regs.h | 19 #define AR71XX_APB_BASE 0x18000000 20 #define AR71XX_GE0_BASE 0x19000000 21 #define AR71XX_GE0_SIZE 0x10000 22 #define AR71XX_GE1_BASE 0x1a000000 23 #define AR71XX_GE1_SIZE 0x10000 24 #define AR71XX_EHCI_BASE 0x1b000000 25 #define AR71XX_EHCI_SIZE 0x1000 26 #define AR71XX_OHCI_BASE 0x1c000000 27 #define AR71XX_OHCI_SIZE 0x1000 28 #define AR71XX_SPI_BASE 0x1f000000 [all …]
|