1% Copyright (c) 2016, Intel Corporation
2% All rights reserved.
3%
4% Redistribution and use in source and binary forms, with or without
5% modification, are permitted provided that the following conditions are met:
6%   * Redistributions of source code must retain the above copyright
7%     notice, this list of conditions and the following disclaimer.
8%   * Redistributions in binary form must reproduce the above copyright
9%     notice, this list of conditions and the following disclaimer in the
10%     documentation and/or other materials provided with the distribution.
11%   * Neither the name of the Intel Corporation nor the
12%     names of its contributors may be used to endorse or promote products
13%     derived from this software without specific prior written permission.
14%
15% THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
16% AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17% IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18% ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
19% LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
20% CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
21% SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
22% INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
23% CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
24% ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
25% POSSIBILITY OF SUCH DAMAGE.
26%
27% Author: Seppo Ingalsuo <seppo.ingalsuo@linux.intel.com>
28%
29
30fs1 = [8e3 16e3 32e3 44.1e3 48e3 50e3 96e3];
31fs2 = [8e3 16e3 32e3 44.1e3 48e3 50e3 96e3];
32fsm = [0 0 0 0 1 0 0; ...
33       0 0 0 0 1 0 0; ...
34       0 0 0 0 1 0 0; ...
35       0 0 0 0 1 0 0; ...
36       1 1 1 1 0 1 1; ...
37       0 0 0 0 1 0 0; ...
38       0 0 0 0 1 0 0; ...
39      ];
40
41cfg.ctype = 'int16';
42cfg.profile = 'tiny';
43cfg.quality = 0.40;
44cfg.thdn = -90;
45cfg.speed = 1;
46cfg.gain = 0;
47
48src_generate(fs1, fs2, fsm, cfg);
49