1 /** 2 ****************************************************************************** 3 * @file stm32l082xx.h 4 * @author MCD Application Team 5 * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. 6 * This file contains all the peripheral register's definitions, bits 7 * definitions and memory mapping for stm32l082xx devices. 8 * 9 * This file contains: 10 * - Data structures and the address mapping for all peripherals 11 * - Peripheral's registers declarations and bits definition 12 * - Macros to access peripheral's registers hardware 13 * 14 ****************************************************************************** 15 * @attention 16 * 17 * Copyright (c) 2016 STMicroelectronics. 18 * All rights reserved. 19 * 20 * This software is licensed under terms that can be found in the LICENSE file 21 * in the root directory of this software component. 22 * If no LICENSE file comes with this software, it is provided AS-IS. 23 * 24 ****************************************************************************** 25 */ 26 27 /** @addtogroup CMSIS 28 * @{ 29 */ 30 31 /** @addtogroup stm32l082xx 32 * @{ 33 */ 34 35 #ifndef __STM32L082xx_H 36 #define __STM32L082xx_H 37 38 #ifdef __cplusplus 39 extern "C" { 40 #endif 41 42 43 /** @addtogroup Configuration_section_for_CMSIS 44 * @{ 45 */ 46 /** 47 * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals 48 */ 49 #define __CM0PLUS_REV 0U /*!< Core Revision r0p0 */ 50 #define __MPU_PRESENT 1U /*!< STM32L0xx provides an MPU */ 51 #define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ 52 #define __NVIC_PRIO_BITS 2U /*!< STM32L0xx uses 2 Bits for the Priority Levels */ 53 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ 54 55 /** 56 * @} 57 */ 58 59 /** @addtogroup Peripheral_interrupt_number_definition 60 * @{ 61 */ 62 63 /** 64 * @brief stm32l082xx Interrupt Number Definition, according to the selected device 65 * in @ref Library_configuration_section 66 */ 67 68 /*!< Interrupt Number Definition */ 69 typedef enum 70 { 71 /****** Cortex-M0 Processor Exceptions Numbers ******************************************************/ 72 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ 73 HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */ 74 SVCall_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */ 75 PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */ 76 SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */ 77 78 /****** STM32L-0 specific Interrupt Numbers *********************************************************/ 79 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ 80 PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */ 81 RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ 82 FLASH_IRQn = 3, /*!< FLASH Interrupt */ 83 RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */ 84 EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ 85 EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ 86 EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ 87 TSC_IRQn = 8, /*!< TSC Interrupt */ 88 DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ 89 DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ 90 DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */ 91 ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */ 92 LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */ 93 USART4_5_IRQn = 14, /*!< USART4 and USART5 Interrupt */ 94 TIM2_IRQn = 15, /*!< TIM2 Interrupt */ 95 TIM3_IRQn = 16, /*!< TIM3 Interrupt */ 96 TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */ 97 TIM7_IRQn = 18, /*!< TIM7 Interrupt */ 98 TIM21_IRQn = 20, /*!< TIM21 Interrupt */ 99 I2C3_IRQn = 21, /*!< I2C3 Interrupt */ 100 TIM22_IRQn = 22, /*!< TIM22 Interrupt */ 101 I2C1_IRQn = 23, /*!< I2C1 Interrupt */ 102 I2C2_IRQn = 24, /*!< I2C2 Interrupt */ 103 SPI1_IRQn = 25, /*!< SPI1 Interrupt */ 104 SPI2_IRQn = 26, /*!< SPI2 Interrupt */ 105 USART1_IRQn = 27, /*!< USART1 Interrupt */ 106 USART2_IRQn = 28, /*!< USART2 Interrupt */ 107 AES_RNG_LPUART1_IRQn = 29, /*!< AES and RNG and LPUART1 Interrupts */ 108 USB_IRQn = 31, /*!< USB global Interrupt */ 109 } IRQn_Type; 110 111 /** 112 * @} 113 */ 114 115 #include "core_cm0plus.h" 116 #include "system_stm32l0xx.h" 117 #include <stdint.h> 118 119 /** @addtogroup Peripheral_registers_structures 120 * @{ 121 */ 122 123 /** 124 * @brief Analog to Digital Converter 125 */ 126 127 typedef struct 128 { 129 __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */ 130 __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */ 131 __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */ 132 __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */ 133 __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */ 134 __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */ 135 uint32_t RESERVED1; /*!< Reserved, 0x18 */ 136 uint32_t RESERVED2; /*!< Reserved, 0x1C */ 137 __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */ 138 uint32_t RESERVED3; /*!< Reserved, 0x24 */ 139 __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */ 140 uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ 141 __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */ 142 uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */ 143 __IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */ 144 } ADC_TypeDef; 145 146 typedef struct 147 { 148 __IO uint32_t CCR; 149 } ADC_Common_TypeDef; 150 151 /** 152 * @brief AES hardware accelerator 153 */ 154 155 typedef struct 156 { 157 __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ 158 __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ 159 __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ 160 __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ 161 __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ 162 __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ 163 __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ 164 __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ 165 __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ 166 __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ 167 __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ 168 __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ 169 } AES_TypeDef; 170 171 /** 172 * @brief Comparator 173 */ 174 175 typedef struct 176 { 177 __IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x18 */ 178 } COMP_TypeDef; 179 180 typedef struct 181 { 182 __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ 183 } COMP_Common_TypeDef; 184 185 186 /** 187 * @brief CRC calculation unit 188 */ 189 190 typedef struct 191 { 192 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ 193 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ 194 uint8_t RESERVED0; /*!< Reserved, 0x05 */ 195 uint16_t RESERVED1; /*!< Reserved, 0x06 */ 196 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ 197 uint32_t RESERVED2; /*!< Reserved, 0x0C */ 198 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ 199 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ 200 } CRC_TypeDef; 201 202 /** 203 * @brief Clock Recovery System 204 */ 205 206 typedef struct 207 { 208 __IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ 209 __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ 210 __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ 211 __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ 212 } CRS_TypeDef; 213 214 /** 215 * @brief Digital to Analog Converter 216 */ 217 218 typedef struct 219 { 220 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ 221 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ 222 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ 223 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ 224 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ 225 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ 226 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ 227 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ 228 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ 229 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ 230 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ 231 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ 232 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ 233 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ 234 } DAC_TypeDef; 235 236 /** 237 * @brief Debug MCU 238 */ 239 240 typedef struct 241 { 242 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ 243 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ 244 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ 245 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ 246 }DBGMCU_TypeDef; 247 248 /** 249 * @brief DMA Controller 250 */ 251 252 typedef struct 253 { 254 __IO uint32_t CCR; /*!< DMA channel x configuration register */ 255 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ 256 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ 257 __IO uint32_t CMAR; /*!< DMA channel x memory address register */ 258 } DMA_Channel_TypeDef; 259 260 typedef struct 261 { 262 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ 263 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ 264 } DMA_TypeDef; 265 266 typedef struct 267 { 268 __IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */ 269 } DMA_Request_TypeDef; 270 271 /** 272 * @brief External Interrupt/Event Controller 273 */ 274 275 typedef struct 276 { 277 __IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */ 278 __IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */ 279 __IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */ 280 __IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */ 281 __IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */ 282 __IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */ 283 }EXTI_TypeDef; 284 285 /** 286 * @brief FLASH Registers 287 */ 288 typedef struct 289 { 290 __IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */ 291 __IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */ 292 __IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */ 293 __IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */ 294 __IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */ 295 __IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */ 296 __IO uint32_t SR; /*!< Status register, Address offset: 0x18 */ 297 __IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */ 298 __IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */ 299 __IO uint32_t RESERVED1[23]; /*!< Reserved1, Address offset: 0x24 */ 300 __IO uint32_t WRPR2; /*!< Write protection register 2, Address offset: 0x80 */ 301 } FLASH_TypeDef; 302 303 304 /** 305 * @brief Option Bytes Registers 306 */ 307 typedef struct 308 { 309 __IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */ 310 __IO uint32_t USER; /*!< user register, Address offset: 0x04 */ 311 __IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */ 312 __IO uint32_t WRP23; /*!< write protection Bytes 2 and 3 Address offset: 0x0C */ 313 __IO uint32_t WRP45; /*!< write protection Bytes 4 and 5 Address offset: 0x10 */ 314 } OB_TypeDef; 315 316 317 /** 318 * @brief General Purpose IO 319 */ 320 321 typedef struct 322 { 323 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ 324 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ 325 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ 326 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ 327 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ 328 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ 329 __IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */ 330 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ 331 __IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */ 332 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */ 333 }GPIO_TypeDef; 334 335 /** 336 * @brief LPTIMIMER 337 */ 338 typedef struct 339 { 340 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ 341 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ 342 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ 343 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ 344 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ 345 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ 346 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ 347 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ 348 } LPTIM_TypeDef; 349 350 /** 351 * @brief SysTem Configuration 352 */ 353 354 typedef struct 355 { 356 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ 357 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */ 358 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */ 359 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ 360 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */ 361 } SYSCFG_TypeDef; 362 363 364 365 /** 366 * @brief Inter-integrated Circuit Interface 367 */ 368 369 typedef struct 370 { 371 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ 372 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ 373 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ 374 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ 375 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ 376 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ 377 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ 378 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ 379 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ 380 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ 381 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ 382 }I2C_TypeDef; 383 384 385 /** 386 * @brief Independent WATCHDOG 387 */ 388 typedef struct 389 { 390 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ 391 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ 392 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ 393 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ 394 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ 395 } IWDG_TypeDef; 396 397 /** 398 * @brief MIFARE Firewall 399 */ 400 typedef struct 401 { 402 __IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */ 403 __IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */ 404 __IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */ 405 __IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */ 406 __IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */ 407 __IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */ 408 __IO uint32_t LSSA ; /*!< Library Segment Start Address register, Address offset: 0x18 */ 409 __IO uint32_t LSL ; /*!< Library Segment Length register, Address offset: 0x1C */ 410 __IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */ 411 412 } FIREWALL_TypeDef; 413 414 /** 415 * @brief Power Control 416 */ 417 typedef struct 418 { 419 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ 420 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ 421 } PWR_TypeDef; 422 423 /** 424 * @brief Reset and Clock Control 425 */ 426 typedef struct 427 { 428 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ 429 __IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */ 430 __IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */ 431 __IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */ 432 __IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */ 433 __IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */ 434 __IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */ 435 __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */ 436 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */ 437 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ 438 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */ 439 __IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */ 440 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */ 441 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */ 442 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */ 443 __IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */ 444 __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */ 445 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */ 446 __IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */ 447 __IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */ 448 __IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */ 449 } RCC_TypeDef; 450 451 /** 452 * @brief Random numbers generator 453 */ 454 typedef struct 455 { 456 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ 457 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ 458 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ 459 } RNG_TypeDef; 460 461 /** 462 * @brief Real-Time Clock 463 */ 464 typedef struct 465 { 466 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ 467 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ 468 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ 469 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ 470 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ 471 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ 472 uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ 473 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ 474 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ 475 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ 476 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ 477 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ 478 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ 479 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ 480 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ 481 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ 482 __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ 483 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ 484 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ 485 __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ 486 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ 487 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ 488 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ 489 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ 490 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ 491 } RTC_TypeDef; 492 493 494 /** 495 * @brief Serial Peripheral Interface 496 */ 497 typedef struct 498 { 499 __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ 500 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ 501 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ 502 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ 503 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ 504 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ 505 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ 506 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ 507 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ 508 } SPI_TypeDef; 509 510 /** 511 * @brief TIM 512 */ 513 typedef struct 514 { 515 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ 516 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ 517 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */ 518 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ 519 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ 520 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ 521 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ 522 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ 523 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ 524 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ 525 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ 526 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ 527 uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */ 528 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ 529 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ 530 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ 531 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ 532 uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */ 533 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ 534 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */ 535 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ 536 } TIM_TypeDef; 537 538 /** 539 * @brief Touch Sensing Controller (TSC) 540 */ 541 typedef struct 542 { 543 __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ 544 __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ 545 __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ 546 __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ 547 __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ 548 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ 549 __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ 550 uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ 551 __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ 552 uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ 553 __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ 554 uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ 555 __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ 556 __IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */ 557 } TSC_TypeDef; 558 559 /** 560 * @brief Universal Synchronous Asynchronous Receiver Transmitter 561 */ 562 typedef struct 563 { 564 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ 565 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ 566 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ 567 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ 568 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ 569 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ 570 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ 571 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ 572 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ 573 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ 574 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ 575 } USART_TypeDef; 576 577 /** 578 * @brief Window WATCHDOG 579 */ 580 typedef struct 581 { 582 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ 583 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ 584 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ 585 } WWDG_TypeDef; 586 587 /** 588 * @brief Universal Serial Bus Full Speed Device 589 */ 590 typedef struct 591 { 592 __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ 593 __IO uint16_t RESERVED0; /*!< Reserved */ 594 __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ 595 __IO uint16_t RESERVED1; /*!< Reserved */ 596 __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ 597 __IO uint16_t RESERVED2; /*!< Reserved */ 598 __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ 599 __IO uint16_t RESERVED3; /*!< Reserved */ 600 __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ 601 __IO uint16_t RESERVED4; /*!< Reserved */ 602 __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ 603 __IO uint16_t RESERVED5; /*!< Reserved */ 604 __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ 605 __IO uint16_t RESERVED6; /*!< Reserved */ 606 __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ 607 __IO uint16_t RESERVED7[17]; /*!< Reserved */ 608 __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ 609 __IO uint16_t RESERVED8; /*!< Reserved */ 610 __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ 611 __IO uint16_t RESERVED9; /*!< Reserved */ 612 __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ 613 __IO uint16_t RESERVEDA; /*!< Reserved */ 614 __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ 615 __IO uint16_t RESERVEDB; /*!< Reserved */ 616 __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ 617 __IO uint16_t RESERVEDC; /*!< Reserved */ 618 __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ 619 __IO uint16_t RESERVEDD; /*!< Reserved */ 620 __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ 621 __IO uint16_t RESERVEDE; /*!< Reserved */ 622 } USB_TypeDef; 623 624 /** 625 * @} 626 */ 627 628 /** @addtogroup Peripheral_memory_map 629 * @{ 630 */ 631 #define FLASH_BASE (0x08000000UL) /*!< FLASH base address in the alias region */ 632 633 #define DATA_EEPROM_BASE (0x08080000UL) /*!< DATA_EEPROM base address in the alias region */ 634 #define DATA_EEPROM_BANK2_BASE (0x08080C00UL) /*!< DATA EEPROM BANK2 base address in the alias region */ 635 #define DATA_EEPROM_BANK1_END (0x08080BFFUL) /*!< Program end DATA EEPROM BANK1 address */ 636 #define DATA_EEPROM_BANK2_END (0x080817FFUL) /*!< Program end DATA EEPROM BANK2 address */ 637 #define SRAM_BASE (0x20000000UL) /*!< SRAM base address in the alias region */ 638 #define SRAM_SIZE_MAX (0x00005000UL) /*!< maximum SRAM size (up to 20KBytes) */ 639 640 #define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address in the alias region */ 641 642 /*!< Peripheral memory map */ 643 #define APBPERIPH_BASE PERIPH_BASE 644 #define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) 645 #define IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL) 646 647 #define TIM2_BASE (APBPERIPH_BASE + 0x00000000UL) 648 #define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) 649 #define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) 650 #define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) 651 #define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) 652 #define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) 653 #define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) 654 #define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) 655 #define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) 656 #define LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL) 657 #define USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) 658 #define USART5_BASE (APBPERIPH_BASE + 0x00005000UL) 659 #define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) 660 #define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) 661 #define CRS_BASE (APBPERIPH_BASE + 0x00006C00UL) 662 #define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) 663 #define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) 664 #define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) 665 #define I2C3_BASE (APBPERIPH_BASE + 0x00007800UL) 666 667 #define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) 668 #define COMP1_BASE (APBPERIPH_BASE + 0x00010018UL) 669 #define COMP2_BASE (APBPERIPH_BASE + 0x0001001CUL) 670 #define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) 671 #define EXTI_BASE (APBPERIPH_BASE + 0x00010400UL) 672 #define TIM21_BASE (APBPERIPH_BASE + 0x00010800UL) 673 #define TIM22_BASE (APBPERIPH_BASE + 0x00011400UL) 674 #define FIREWALL_BASE (APBPERIPH_BASE + 0x00011C00UL) 675 #define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) 676 #define ADC_BASE (APBPERIPH_BASE + 0x00012708UL) 677 #define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) 678 #define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) 679 #define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL) 680 681 #define DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL) 682 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) 683 #define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) 684 #define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) 685 #define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) 686 #define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) 687 #define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) 688 #define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) 689 #define DMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL) 690 691 692 #define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) 693 #define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) /*!< FLASH registers base address */ 694 #define OB_BASE (0x1FF80000UL) /*!< FLASH Option Bytes base address */ 695 #define FLASHSIZE_BASE (0x1FF8007CUL) /*!< FLASH Size register base address */ 696 #define UID_BASE (0x1FF80050UL) /*!< Unique device ID register base address */ 697 #define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) 698 #define TSC_BASE (AHBPERIPH_BASE + 0x00004000UL) 699 #define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) 700 #define AES_BASE (AHBPERIPH_BASE + 0x00006000UL) 701 702 #define GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL) 703 #define GPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL) 704 #define GPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL) 705 #define GPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL) 706 #define GPIOE_BASE (IOPPERIPH_BASE + 0x00001000UL) 707 #define GPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL) 708 709 /** 710 * @} 711 */ 712 713 /** @addtogroup Peripheral_declaration 714 * @{ 715 */ 716 717 #define TIM2 ((TIM_TypeDef *) TIM2_BASE) 718 #define TIM3 ((TIM_TypeDef *) TIM3_BASE) 719 #define TIM6 ((TIM_TypeDef *) TIM6_BASE) 720 #define TIM7 ((TIM_TypeDef *) TIM7_BASE) 721 #define RTC ((RTC_TypeDef *) RTC_BASE) 722 #define WWDG ((WWDG_TypeDef *) WWDG_BASE) 723 #define IWDG ((IWDG_TypeDef *) IWDG_BASE) 724 #define SPI2 ((SPI_TypeDef *) SPI2_BASE) 725 #define USART2 ((USART_TypeDef *) USART2_BASE) 726 #define LPUART1 ((USART_TypeDef *) LPUART1_BASE) 727 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) 728 #define I2C2 ((I2C_TypeDef *) I2C2_BASE) 729 #define I2C3 ((I2C_TypeDef *) I2C3_BASE) 730 #define CRS ((CRS_TypeDef *) CRS_BASE) 731 #define PWR ((PWR_TypeDef *) PWR_BASE) 732 #define DAC ((DAC_TypeDef *) DAC_BASE) 733 #define DAC1 ((DAC_TypeDef *) DAC_BASE) 734 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) 735 #define USART4 ((USART_TypeDef *) USART4_BASE) 736 #define USART5 ((USART_TypeDef *) USART5_BASE) 737 738 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) 739 #define COMP1 ((COMP_TypeDef *) COMP1_BASE) 740 #define COMP2 ((COMP_TypeDef *) COMP2_BASE) 741 #define EXTI ((EXTI_TypeDef *) EXTI_BASE) 742 #define TIM21 ((TIM_TypeDef *) TIM21_BASE) 743 #define TIM22 ((TIM_TypeDef *) TIM22_BASE) 744 #define FIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE) 745 #define ADC1 ((ADC_TypeDef *) ADC1_BASE) 746 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE) 747 /* Legacy defines */ 748 #define ADC ADC1_COMMON 749 #define SPI1 ((SPI_TypeDef *) SPI1_BASE) 750 #define USART1 ((USART_TypeDef *) USART1_BASE) 751 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) 752 753 #define DMA1 ((DMA_TypeDef *) DMA1_BASE) 754 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) 755 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) 756 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) 757 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) 758 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) 759 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) 760 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) 761 #define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) 762 763 764 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) 765 #define OB ((OB_TypeDef *) OB_BASE) 766 #define RCC ((RCC_TypeDef *) RCC_BASE) 767 #define CRC ((CRC_TypeDef *) CRC_BASE) 768 #define TSC ((TSC_TypeDef *) TSC_BASE) 769 #define AES ((AES_TypeDef *) AES_BASE) 770 #define RNG ((RNG_TypeDef *) RNG_BASE) 771 772 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) 773 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) 774 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) 775 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) 776 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) 777 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) 778 779 #define USB ((USB_TypeDef *) USB_BASE) 780 781 /** 782 * @} 783 */ 784 785 /** @addtogroup Exported_constants 786 * @{ 787 */ 788 789 /** @addtogroup Hardware_Constant_Definition 790 * @{ 791 */ 792 #define LSI_STARTUP_TIME 200U /*!< LSI Maximum startup time in us */ 793 794 /** 795 * @} 796 */ 797 798 /** @addtogroup Peripheral_Registers_Bits_Definition 799 * @{ 800 */ 801 802 /******************************************************************************/ 803 /* Peripheral Registers Bits Definition */ 804 /******************************************************************************/ 805 /******************************************************************************/ 806 /* */ 807 /* Analog to Digital Converter (ADC) */ 808 /* */ 809 /******************************************************************************/ 810 /******************** Bits definition for ADC_ISR register ******************/ 811 #define ADC_ISR_EOCAL_Pos (11U) 812 #define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ 813 #define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< End of calibration flag */ 814 #define ADC_ISR_AWD_Pos (7U) 815 #define ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos) /*!< 0x00000080 */ 816 #define ADC_ISR_AWD ADC_ISR_AWD_Msk /*!< Analog watchdog flag */ 817 #define ADC_ISR_OVR_Pos (4U) 818 #define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ 819 #define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< Overrun flag */ 820 #define ADC_ISR_EOSEQ_Pos (3U) 821 #define ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos) /*!< 0x00000008 */ 822 #define ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk /*!< End of Sequence flag */ 823 #define ADC_ISR_EOC_Pos (2U) 824 #define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ 825 #define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< End of Conversion */ 826 #define ADC_ISR_EOSMP_Pos (1U) 827 #define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ 828 #define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< End of sampling flag */ 829 #define ADC_ISR_ADRDY_Pos (0U) 830 #define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ 831 #define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready */ 832 833 /* Old EOSEQ bit definition, maintained for legacy purpose */ 834 #define ADC_ISR_EOS ADC_ISR_EOSEQ 835 836 /******************** Bits definition for ADC_IER register ******************/ 837 #define ADC_IER_EOCALIE_Pos (11U) 838 #define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ 839 #define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< Enf Of Calibration interrupt enable */ 840 #define ADC_IER_AWDIE_Pos (7U) 841 #define ADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos) /*!< 0x00000080 */ 842 #define ADC_IER_AWDIE ADC_IER_AWDIE_Msk /*!< Analog Watchdog interrupt enable */ 843 #define ADC_IER_OVRIE_Pos (4U) 844 #define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ 845 #define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< Overrun interrupt enable */ 846 #define ADC_IER_EOSEQIE_Pos (3U) 847 #define ADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos) /*!< 0x00000008 */ 848 #define ADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk /*!< End of Sequence of conversion interrupt enable */ 849 #define ADC_IER_EOCIE_Pos (2U) 850 #define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ 851 #define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< End of Conversion interrupt enable */ 852 #define ADC_IER_EOSMPIE_Pos (1U) 853 #define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ 854 #define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< End of sampling interrupt enable */ 855 #define ADC_IER_ADRDYIE_Pos (0U) 856 #define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ 857 #define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready interrupt enable */ 858 859 /* Old EOSEQIE bit definition, maintained for legacy purpose */ 860 #define ADC_IER_EOSIE ADC_IER_EOSEQIE 861 862 /******************** Bits definition for ADC_CR register *******************/ 863 #define ADC_CR_ADCAL_Pos (31U) 864 #define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ 865 #define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ 866 #define ADC_CR_ADVREGEN_Pos (28U) 867 #define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ 868 #define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage Regulator Enable */ 869 #define ADC_CR_ADSTP_Pos (4U) 870 #define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ 871 #define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC stop of conversion command */ 872 #define ADC_CR_ADSTART_Pos (2U) 873 #define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ 874 #define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC start of conversion */ 875 #define ADC_CR_ADDIS_Pos (1U) 876 #define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ 877 #define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable command */ 878 #define ADC_CR_ADEN_Pos (0U) 879 #define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ 880 #define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable control */ /*#### TBV */ 881 882 /******************* Bits definition for ADC_CFGR1 register *****************/ 883 #define ADC_CFGR1_AWDCH_Pos (26U) 884 #define ADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos) /*!< 0x7C000000 */ 885 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ 886 #define ADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x04000000 */ 887 #define ADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x08000000 */ 888 #define ADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x10000000 */ 889 #define ADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x20000000 */ 890 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ 891 #define ADC_CFGR1_AWDEN_Pos (23U) 892 #define ADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos) /*!< 0x00800000 */ 893 #define ADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk /*!< Analog watchdog enable on regular channels */ 894 #define ADC_CFGR1_AWDSGL_Pos (22U) 895 #define ADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos) /*!< 0x00400000 */ 896 #define ADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk /*!< Enable the watchdog on a single channel or on all channels */ 897 #define ADC_CFGR1_DISCEN_Pos (16U) 898 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ 899 #define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< Discontinuous mode on regular channels */ 900 #define ADC_CFGR1_AUTOFF_Pos (15U) 901 #define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ 902 #define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC auto power off */ 903 #define ADC_CFGR1_WAIT_Pos (14U) 904 #define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ 905 #define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC wait conversion mode */ 906 #define ADC_CFGR1_CONT_Pos (13U) 907 #define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ 908 #define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< Continuous Conversion */ 909 #define ADC_CFGR1_OVRMOD_Pos (12U) 910 #define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ 911 #define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< Overrun mode */ 912 #define ADC_CFGR1_EXTEN_Pos (10U) 913 #define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ 914 #define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) */ 915 #define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ 916 #define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ 917 #define ADC_CFGR1_EXTSEL_Pos (6U) 918 #define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ 919 #define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ 920 #define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ 921 #define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ 922 #define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ 923 #define ADC_CFGR1_ALIGN_Pos (5U) 924 #define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ 925 #define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< Data Alignment */ 926 #define ADC_CFGR1_RES_Pos (3U) 927 #define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ 928 #define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< RES[1:0] bits (Resolution) */ 929 #define ADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ 930 #define ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ 931 #define ADC_CFGR1_SCANDIR_Pos (2U) 932 #define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ 933 #define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< Sequence scan direction */ 934 #define ADC_CFGR1_DMACFG_Pos (1U) 935 #define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ 936 #define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< Direct memory access configuration */ 937 #define ADC_CFGR1_DMAEN_Pos (0U) 938 #define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ 939 #define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< Direct memory access enable */ 940 941 /* Old WAIT bit definition, maintained for legacy purpose */ 942 #define ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT 943 944 /******************* Bits definition for ADC_CFGR2 register *****************/ 945 #define ADC_CFGR2_TOVS_Pos (9U) 946 #define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x80000200 */ 947 #define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< Triggered Oversampling */ 948 #define ADC_CFGR2_OVSS_Pos (5U) 949 #define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ 950 #define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< OVSS [3:0] bits (Oversampling shift) */ 951 #define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ 952 #define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ 953 #define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ 954 #define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ 955 #define ADC_CFGR2_OVSR_Pos (2U) 956 #define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ 957 #define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< OVSR [2:0] bits (Oversampling ratio) */ 958 #define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ 959 #define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ 960 #define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ 961 #define ADC_CFGR2_OVSE_Pos (0U) 962 #define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ 963 #define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< Oversampler Enable */ 964 #define ADC_CFGR2_CKMODE_Pos (30U) 965 #define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ 966 #define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< CKMODE [1:0] bits (ADC clock mode) */ 967 #define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ 968 #define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ 969 970 971 /****************** Bit definition for ADC_SMPR register ********************/ 972 #define ADC_SMPR_SMP_Pos (0U) 973 #define ADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos) /*!< 0x00000007 */ 974 #define ADC_SMPR_SMP ADC_SMPR_SMP_Msk /*!< SMPR[2:0] bits (Sampling time selection) */ 975 #define ADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos) /*!< 0x00000001 */ 976 #define ADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos) /*!< 0x00000002 */ 977 #define ADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos) /*!< 0x00000004 */ 978 979 /* Legacy defines */ 980 #define ADC_SMPR_SMPR ADC_SMPR_SMP 981 #define ADC_SMPR_SMPR_0 ADC_SMPR_SMP_0 982 #define ADC_SMPR_SMPR_1 ADC_SMPR_SMP_1 983 #define ADC_SMPR_SMPR_2 ADC_SMPR_SMP_2 984 985 /******************* Bit definition for ADC_TR register ********************/ 986 #define ADC_TR_HT_Pos (16U) 987 #define ADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos) /*!< 0x0FFF0000 */ 988 #define ADC_TR_HT ADC_TR_HT_Msk /*!< Analog watchdog high threshold */ 989 #define ADC_TR_LT_Pos (0U) 990 #define ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos) /*!< 0x00000FFF */ 991 #define ADC_TR_LT ADC_TR_LT_Msk /*!< Analog watchdog low threshold */ 992 993 /****************** Bit definition for ADC_CHSELR register ******************/ 994 #define ADC_CHSELR_CHSEL_Pos (0U) 995 #define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ 996 #define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels */ 997 #define ADC_CHSELR_CHSEL18_Pos (18U) 998 #define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ 999 #define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< Channel 18 selection */ 1000 #define ADC_CHSELR_CHSEL17_Pos (17U) 1001 #define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ 1002 #define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< Channel 17 selection */ 1003 #define ADC_CHSELR_CHSEL15_Pos (15U) 1004 #define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ 1005 #define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< Channel 15 selection */ 1006 #define ADC_CHSELR_CHSEL14_Pos (14U) 1007 #define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ 1008 #define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< Channel 14 selection */ 1009 #define ADC_CHSELR_CHSEL13_Pos (13U) 1010 #define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ 1011 #define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< Channel 13 selection */ 1012 #define ADC_CHSELR_CHSEL12_Pos (12U) 1013 #define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ 1014 #define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< Channel 12 selection */ 1015 #define ADC_CHSELR_CHSEL11_Pos (11U) 1016 #define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ 1017 #define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< Channel 11 selection */ 1018 #define ADC_CHSELR_CHSEL10_Pos (10U) 1019 #define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ 1020 #define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< Channel 10 selection */ 1021 #define ADC_CHSELR_CHSEL9_Pos (9U) 1022 #define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ 1023 #define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< Channel 9 selection */ 1024 #define ADC_CHSELR_CHSEL8_Pos (8U) 1025 #define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ 1026 #define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< Channel 8 selection */ 1027 #define ADC_CHSELR_CHSEL7_Pos (7U) 1028 #define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ 1029 #define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< Channel 7 selection */ 1030 #define ADC_CHSELR_CHSEL6_Pos (6U) 1031 #define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ 1032 #define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< Channel 6 selection */ 1033 #define ADC_CHSELR_CHSEL5_Pos (5U) 1034 #define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ 1035 #define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< Channel 5 selection */ 1036 #define ADC_CHSELR_CHSEL4_Pos (4U) 1037 #define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ 1038 #define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< Channel 4 selection */ 1039 #define ADC_CHSELR_CHSEL3_Pos (3U) 1040 #define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ 1041 #define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< Channel 3 selection */ 1042 #define ADC_CHSELR_CHSEL2_Pos (2U) 1043 #define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ 1044 #define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< Channel 2 selection */ 1045 #define ADC_CHSELR_CHSEL1_Pos (1U) 1046 #define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ 1047 #define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< Channel 1 selection */ 1048 #define ADC_CHSELR_CHSEL0_Pos (0U) 1049 #define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ 1050 #define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< Channel 0 selection */ 1051 1052 /******************** Bit definition for ADC_DR register ********************/ 1053 #define ADC_DR_DATA_Pos (0U) 1054 #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ 1055 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!< Regular data */ 1056 1057 /******************** Bit definition for ADC_CALFACT register ********************/ 1058 #define ADC_CALFACT_CALFACT_Pos (0U) 1059 #define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ 1060 #define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< Calibration factor */ 1061 1062 /******************* Bit definition for ADC_CCR register ********************/ 1063 #define ADC_CCR_LFMEN_Pos (25U) 1064 #define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ 1065 #define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Low Frequency Mode enable */ 1066 #define ADC_CCR_TSEN_Pos (23U) 1067 #define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ 1068 #define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< Temperature sensore enable */ 1069 #define ADC_CCR_VREFEN_Pos (22U) 1070 #define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ 1071 #define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< Vrefint enable */ 1072 #define ADC_CCR_PRESC_Pos (18U) 1073 #define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ 1074 #define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< PRESC [3:0] bits (ADC prescaler) */ 1075 #define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ 1076 #define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ 1077 #define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ 1078 #define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ 1079 1080 /******************************************************************************/ 1081 /* */ 1082 /* Advanced Encryption Standard (AES) */ 1083 /* */ 1084 /******************************************************************************/ 1085 /******************* Bit definition for AES_CR register *********************/ 1086 #define AES_CR_EN_Pos (0U) 1087 #define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ 1088 #define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ 1089 #define AES_CR_DATATYPE_Pos (1U) 1090 #define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ 1091 #define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ 1092 #define AES_CR_DATATYPE_0 (0x1UL << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ 1093 #define AES_CR_DATATYPE_1 (0x2UL << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ 1094 1095 #define AES_CR_MODE_Pos (3U) 1096 #define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ 1097 #define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ 1098 #define AES_CR_MODE_0 (0x1UL << AES_CR_MODE_Pos) /*!< 0x00000008 */ 1099 #define AES_CR_MODE_1 (0x2UL << AES_CR_MODE_Pos) /*!< 0x00000010 */ 1100 1101 #define AES_CR_CHMOD_Pos (5U) 1102 #define AES_CR_CHMOD_Msk (0x3UL << AES_CR_CHMOD_Pos) /*!< 0x00000060 */ 1103 #define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ 1104 #define AES_CR_CHMOD_0 (0x1UL << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ 1105 #define AES_CR_CHMOD_1 (0x2UL << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ 1106 1107 #define AES_CR_CCFC_Pos (7U) 1108 #define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ 1109 #define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ 1110 #define AES_CR_ERRC_Pos (8U) 1111 #define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ 1112 #define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ 1113 #define AES_CR_CCIE_Pos (9U) 1114 #define AES_CR_CCIE_Msk (0x1UL << AES_CR_CCIE_Pos) /*!< 0x00000200 */ 1115 #define AES_CR_CCIE AES_CR_CCIE_Msk /*!< Computation Complete Interrupt Enable */ 1116 #define AES_CR_ERRIE_Pos (10U) 1117 #define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ 1118 #define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ 1119 #define AES_CR_DMAINEN_Pos (11U) 1120 #define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ 1121 #define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< DMA ENable managing the data input phase */ 1122 #define AES_CR_DMAOUTEN_Pos (12U) 1123 #define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ 1124 #define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< DMA Enable managing the data output phase */ 1125 1126 /******************* Bit definition for AES_SR register *********************/ 1127 #define AES_SR_CCF_Pos (0U) 1128 #define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ 1129 #define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ 1130 #define AES_SR_RDERR_Pos (1U) 1131 #define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ 1132 #define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ 1133 #define AES_SR_WRERR_Pos (2U) 1134 #define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ 1135 #define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ 1136 1137 /******************* Bit definition for AES_DINR register *******************/ 1138 #define AES_DINR_Pos (0U) 1139 #define AES_DINR_Msk (0xFFFFUL << AES_DINR_Pos) /*!< 0x0000FFFF */ 1140 #define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ 1141 1142 /******************* Bit definition for AES_DOUTR register ******************/ 1143 #define AES_DOUTR_Pos (0U) 1144 #define AES_DOUTR_Msk (0xFFFFUL << AES_DOUTR_Pos) /*!< 0x0000FFFF */ 1145 #define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ 1146 1147 /******************* Bit definition for AES_KEYR0 register ******************/ 1148 #define AES_KEYR0_Pos (0U) 1149 #define AES_KEYR0_Msk (0xFFFFUL << AES_KEYR0_Pos) /*!< 0x0000FFFF */ 1150 #define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ 1151 1152 /******************* Bit definition for AES_KEYR1 register ******************/ 1153 #define AES_KEYR1_Pos (0U) 1154 #define AES_KEYR1_Msk (0xFFFFUL << AES_KEYR1_Pos) /*!< 0x0000FFFF */ 1155 #define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ 1156 1157 /******************* Bit definition for AES_KEYR2 register ******************/ 1158 #define AES_KEYR2_Pos (0U) 1159 #define AES_KEYR2_Msk (0xFFFFUL << AES_KEYR2_Pos) /*!< 0x0000FFFF */ 1160 #define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ 1161 1162 /******************* Bit definition for AES_KEYR3 register ******************/ 1163 #define AES_KEYR3_Pos (0U) 1164 #define AES_KEYR3_Msk (0xFFFFUL << AES_KEYR3_Pos) /*!< 0x0000FFFF */ 1165 #define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ 1166 1167 /******************* Bit definition for AES_IVR0 register *******************/ 1168 #define AES_IVR0_Pos (0U) 1169 #define AES_IVR0_Msk (0xFFFFUL << AES_IVR0_Pos) /*!< 0x0000FFFF */ 1170 #define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ 1171 1172 /******************* Bit definition for AES_IVR1 register *******************/ 1173 #define AES_IVR1_Pos (0U) 1174 #define AES_IVR1_Msk (0xFFFFUL << AES_IVR1_Pos) /*!< 0x0000FFFF */ 1175 #define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ 1176 1177 /******************* Bit definition for AES_IVR2 register *******************/ 1178 #define AES_IVR2_Pos (0U) 1179 #define AES_IVR2_Msk (0xFFFFUL << AES_IVR2_Pos) /*!< 0x0000FFFF */ 1180 #define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ 1181 1182 /******************* Bit definition for AES_IVR3 register *******************/ 1183 #define AES_IVR3_Pos (0U) 1184 #define AES_IVR3_Msk (0xFFFFUL << AES_IVR3_Pos) /*!< 0x0000FFFF */ 1185 #define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ 1186 1187 /******************************************************************************/ 1188 /* */ 1189 /* Analog Comparators (COMP) */ 1190 /* */ 1191 /******************************************************************************/ 1192 /************* Bit definition for COMP_CSR register (COMP1 and COMP2) **************/ 1193 /* COMP1 bits definition */ 1194 #define COMP_CSR_COMP1EN_Pos (0U) 1195 #define COMP_CSR_COMP1EN_Msk (0x1UL << COMP_CSR_COMP1EN_Pos) /*!< 0x00000001 */ 1196 #define COMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk /*!< COMP1 enable */ 1197 #define COMP_CSR_COMP1INNSEL_Pos (4U) 1198 #define COMP_CSR_COMP1INNSEL_Msk (0x3UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000030 */ 1199 #define COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk /*!< COMP1 inverting input select */ 1200 #define COMP_CSR_COMP1INNSEL_0 (0x1UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000010 */ 1201 #define COMP_CSR_COMP1INNSEL_1 (0x2UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000020 */ 1202 #define COMP_CSR_COMP1WM_Pos (8U) 1203 #define COMP_CSR_COMP1WM_Msk (0x1UL << COMP_CSR_COMP1WM_Pos) /*!< 0x00000100 */ 1204 #define COMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk /*!< Comparators window mode enable */ 1205 #define COMP_CSR_COMP1LPTIM1IN1_Pos (12U) 1206 #define COMP_CSR_COMP1LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP1LPTIM1IN1_Pos) /*!< 0x00001000 */ 1207 #define COMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk /*!< COMP1 LPTIM1 IN1 connection */ 1208 #define COMP_CSR_COMP1POLARITY_Pos (15U) 1209 #define COMP_CSR_COMP1POLARITY_Msk (0x1UL << COMP_CSR_COMP1POLARITY_Pos) /*!< 0x00008000 */ 1210 #define COMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk /*!< COMP1 output polarity */ 1211 #define COMP_CSR_COMP1VALUE_Pos (30U) 1212 #define COMP_CSR_COMP1VALUE_Msk (0x1UL << COMP_CSR_COMP1VALUE_Pos) /*!< 0x40000000 */ 1213 #define COMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk /*!< COMP1 output level */ 1214 #define COMP_CSR_COMP1LOCK_Pos (31U) 1215 #define COMP_CSR_COMP1LOCK_Msk (0x1UL << COMP_CSR_COMP1LOCK_Pos) /*!< 0x80000000 */ 1216 #define COMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk /*!< COMP1 lock */ 1217 /* COMP2 bits definition */ 1218 #define COMP_CSR_COMP2EN_Pos (0U) 1219 #define COMP_CSR_COMP2EN_Msk (0x1UL << COMP_CSR_COMP2EN_Pos) /*!< 0x00000001 */ 1220 #define COMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk /*!< COMP2 enable */ 1221 #define COMP_CSR_COMP2SPEED_Pos (3U) 1222 #define COMP_CSR_COMP2SPEED_Msk (0x1UL << COMP_CSR_COMP2SPEED_Pos) /*!< 0x00000008 */ 1223 #define COMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk /*!< COMP2 power mode */ 1224 #define COMP_CSR_COMP2INNSEL_Pos (4U) 1225 #define COMP_CSR_COMP2INNSEL_Msk (0x7UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000070 */ 1226 #define COMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk /*!< COMP2 inverting input select */ 1227 #define COMP_CSR_COMP2INNSEL_0 (0x1UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000010 */ 1228 #define COMP_CSR_COMP2INNSEL_1 (0x2UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000020 */ 1229 #define COMP_CSR_COMP2INNSEL_2 (0x4UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000040 */ 1230 #define COMP_CSR_COMP2INPSEL_Pos (8U) 1231 #define COMP_CSR_COMP2INPSEL_Msk (0x7UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000700 */ 1232 #define COMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk /*!< COMPx non inverting input select */ 1233 #define COMP_CSR_COMP2INPSEL_0 (0x1UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000100 */ 1234 #define COMP_CSR_COMP2INPSEL_1 (0x2UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000200 */ 1235 #define COMP_CSR_COMP2INPSEL_2 (0x4UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000400 */ 1236 #define COMP_CSR_COMP2LPTIM1IN2_Pos (12U) 1237 #define COMP_CSR_COMP2LPTIM1IN2_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN2_Pos) /*!< 0x00001000 */ 1238 #define COMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk /*!< COMP2 LPTIM1 IN2 connection */ 1239 #define COMP_CSR_COMP2LPTIM1IN1_Pos (13U) 1240 #define COMP_CSR_COMP2LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN1_Pos) /*!< 0x00002000 */ 1241 #define COMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk /*!< COMP2 LPTIM1 IN1 connection */ 1242 #define COMP_CSR_COMP2POLARITY_Pos (15U) 1243 #define COMP_CSR_COMP2POLARITY_Msk (0x1UL << COMP_CSR_COMP2POLARITY_Pos) /*!< 0x00008000 */ 1244 #define COMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk /*!< COMP2 output polarity */ 1245 #define COMP_CSR_COMP2VALUE_Pos (30U) 1246 #define COMP_CSR_COMP2VALUE_Msk (0x1UL << COMP_CSR_COMP2VALUE_Pos) /*!< 0x40000000 */ 1247 #define COMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk /*!< COMP2 output level */ 1248 #define COMP_CSR_COMP2LOCK_Pos (31U) 1249 #define COMP_CSR_COMP2LOCK_Msk (0x1UL << COMP_CSR_COMP2LOCK_Pos) /*!< 0x80000000 */ 1250 #define COMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk /*!< COMP2 lock */ 1251 1252 /********************** Bit definition for COMP_CSR register common ****************/ 1253 #define COMP_CSR_COMPxEN_Pos (0U) 1254 #define COMP_CSR_COMPxEN_Msk (0x1UL << COMP_CSR_COMPxEN_Pos) /*!< 0x00000001 */ 1255 #define COMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk /*!< COMPx enable */ 1256 #define COMP_CSR_COMPxPOLARITY_Pos (15U) 1257 #define COMP_CSR_COMPxPOLARITY_Msk (0x1UL << COMP_CSR_COMPxPOLARITY_Pos) /*!< 0x00008000 */ 1258 #define COMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk /*!< COMPx output polarity */ 1259 #define COMP_CSR_COMPxOUTVALUE_Pos (30U) 1260 #define COMP_CSR_COMPxOUTVALUE_Msk (0x1UL << COMP_CSR_COMPxOUTVALUE_Pos) /*!< 0x40000000 */ 1261 #define COMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk /*!< COMPx output level */ 1262 #define COMP_CSR_COMPxLOCK_Pos (31U) 1263 #define COMP_CSR_COMPxLOCK_Msk (0x1UL << COMP_CSR_COMPxLOCK_Pos) /*!< 0x80000000 */ 1264 #define COMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk /*!< COMPx lock */ 1265 1266 /* Reference defines */ 1267 #define COMP_CSR_WINMODE COMP_CSR_COMP1WM /*!< Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ 1268 1269 /******************************************************************************/ 1270 /* */ 1271 /* CRC calculation unit (CRC) */ 1272 /* */ 1273 /******************************************************************************/ 1274 /******************* Bit definition for CRC_DR register *********************/ 1275 #define CRC_DR_DR_Pos (0U) 1276 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ 1277 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ 1278 1279 /******************* Bit definition for CRC_IDR register ********************/ 1280 #define CRC_IDR_IDR (0xFFU) /*!< General-purpose 8-bit data register bits */ 1281 1282 /******************** Bit definition for CRC_CR register ********************/ 1283 #define CRC_CR_RESET_Pos (0U) 1284 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ 1285 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ 1286 #define CRC_CR_POLYSIZE_Pos (3U) 1287 #define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ 1288 #define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ 1289 #define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ 1290 #define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ 1291 #define CRC_CR_REV_IN_Pos (5U) 1292 #define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ 1293 #define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ 1294 #define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ 1295 #define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ 1296 #define CRC_CR_REV_OUT_Pos (7U) 1297 #define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ 1298 #define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ 1299 1300 /******************* Bit definition for CRC_INIT register *******************/ 1301 #define CRC_INIT_INIT_Pos (0U) 1302 #define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ 1303 #define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ 1304 1305 /******************* Bit definition for CRC_POL register ********************/ 1306 #define CRC_POL_POL_Pos (0U) 1307 #define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ 1308 #define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ 1309 1310 /******************************************************************************/ 1311 /* */ 1312 /* CRS Clock Recovery System */ 1313 /* */ 1314 /******************************************************************************/ 1315 1316 /******************* Bit definition for CRS_CR register *********************/ 1317 #define CRS_CR_SYNCOKIE_Pos (0U) 1318 #define CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) /*!< 0x00000001 */ 1319 #define CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk /* SYNC event OK interrupt enable */ 1320 #define CRS_CR_SYNCWARNIE_Pos (1U) 1321 #define CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) /*!< 0x00000002 */ 1322 #define CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk /* SYNC warning interrupt enable */ 1323 #define CRS_CR_ERRIE_Pos (2U) 1324 #define CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) /*!< 0x00000004 */ 1325 #define CRS_CR_ERRIE CRS_CR_ERRIE_Msk /* SYNC error interrupt enable */ 1326 #define CRS_CR_ESYNCIE_Pos (3U) 1327 #define CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) /*!< 0x00000008 */ 1328 #define CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk /* Expected SYNC(ESYNCF) interrupt Enable*/ 1329 #define CRS_CR_CEN_Pos (5U) 1330 #define CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) /*!< 0x00000020 */ 1331 #define CRS_CR_CEN CRS_CR_CEN_Msk /* Frequency error counter enable */ 1332 #define CRS_CR_AUTOTRIMEN_Pos (6U) 1333 #define CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) /*!< 0x00000040 */ 1334 #define CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk /* Automatic trimming enable */ 1335 #define CRS_CR_SWSYNC_Pos (7U) 1336 #define CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) /*!< 0x00000080 */ 1337 #define CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk /* A Software SYNC event is generated */ 1338 #define CRS_CR_TRIM_Pos (8U) 1339 #define CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos) /*!< 0x00003F00 */ 1340 #define CRS_CR_TRIM CRS_CR_TRIM_Msk /* HSI48 oscillator smooth trimming */ 1341 1342 /******************* Bit definition for CRS_CFGR register *********************/ 1343 #define CRS_CFGR_RELOAD_Pos (0U) 1344 #define CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) /*!< 0x0000FFFF */ 1345 #define CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk /* Counter reload value */ 1346 #define CRS_CFGR_FELIM_Pos (16U) 1347 #define CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) /*!< 0x00FF0000 */ 1348 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error limit */ 1349 1350 #define CRS_CFGR_SYNCDIV_Pos (24U) 1351 #define CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x07000000 */ 1352 #define CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk /* SYNC divider */ 1353 #define CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x01000000 */ 1354 #define CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x02000000 */ 1355 #define CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x04000000 */ 1356 1357 #define CRS_CFGR_SYNCSRC_Pos (28U) 1358 #define CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x30000000 */ 1359 #define CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk /* SYNC signal source selection */ 1360 #define CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x10000000 */ 1361 #define CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x20000000 */ 1362 1363 #define CRS_CFGR_SYNCPOL_Pos (31U) 1364 #define CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) /*!< 0x80000000 */ 1365 #define CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk /* SYNC polarity selection */ 1366 1367 /******************* Bit definition for CRS_ISR register *********************/ 1368 #define CRS_ISR_SYNCOKF_Pos (0U) 1369 #define CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) /*!< 0x00000001 */ 1370 #define CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk /* SYNC event OK flag */ 1371 #define CRS_ISR_SYNCWARNF_Pos (1U) 1372 #define CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) /*!< 0x00000002 */ 1373 #define CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk /* SYNC warning */ 1374 #define CRS_ISR_ERRF_Pos (2U) 1375 #define CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) /*!< 0x00000004 */ 1376 #define CRS_ISR_ERRF CRS_ISR_ERRF_Msk /* SYNC error flag */ 1377 #define CRS_ISR_ESYNCF_Pos (3U) 1378 #define CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) /*!< 0x00000008 */ 1379 #define CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk /* Expected SYNC flag */ 1380 #define CRS_ISR_SYNCERR_Pos (8U) 1381 #define CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) /*!< 0x00000100 */ 1382 #define CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk /* SYNC error */ 1383 #define CRS_ISR_SYNCMISS_Pos (9U) 1384 #define CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) /*!< 0x00000200 */ 1385 #define CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk /* SYNC missed */ 1386 #define CRS_ISR_TRIMOVF_Pos (10U) 1387 #define CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) /*!< 0x00000400 */ 1388 #define CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk /* Trimming overflow or underflow */ 1389 #define CRS_ISR_FEDIR_Pos (15U) 1390 #define CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) /*!< 0x00008000 */ 1391 #define CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk /* Frequency error direction */ 1392 #define CRS_ISR_FECAP_Pos (16U) 1393 #define CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) /*!< 0xFFFF0000 */ 1394 #define CRS_ISR_FECAP CRS_ISR_FECAP_Msk /* Frequency error capture */ 1395 1396 /******************* Bit definition for CRS_ICR register *********************/ 1397 #define CRS_ICR_SYNCOKC_Pos (0U) 1398 #define CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) /*!< 0x00000001 */ 1399 #define CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk /* SYNC event OK clear flag */ 1400 #define CRS_ICR_SYNCWARNC_Pos (1U) 1401 #define CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) /*!< 0x00000002 */ 1402 #define CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk /* SYNC warning clear flag */ 1403 #define CRS_ICR_ERRC_Pos (2U) 1404 #define CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) /*!< 0x00000004 */ 1405 #define CRS_ICR_ERRC CRS_ICR_ERRC_Msk /* Error clear flag */ 1406 #define CRS_ICR_ESYNCC_Pos (3U) 1407 #define CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) /*!< 0x00000008 */ 1408 #define CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk /* Expected SYNC clear flag */ 1409 1410 /******************************************************************************/ 1411 /* */ 1412 /* Digital to Analog Converter (DAC) */ 1413 /* */ 1414 /******************************************************************************/ 1415 1416 /* 1417 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 1418 */ 1419 #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */ 1420 1421 /******************** Bit definition for DAC_CR register ********************/ 1422 #define DAC_CR_EN1_Pos (0U) 1423 #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ 1424 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!< DAC channel1 enable */ 1425 #define DAC_CR_BOFF1_Pos (1U) 1426 #define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */ 1427 #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!< DAC channel1 output buffer disable */ 1428 #define DAC_CR_TEN1_Pos (2U) 1429 #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000004 */ 1430 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!< DAC channel1 Trigger enable */ 1431 1432 #define DAC_CR_TSEL1_Pos (3U) 1433 #define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */ 1434 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */ 1435 #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */ 1436 #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */ 1437 #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */ 1438 1439 #define DAC_CR_WAVE1_Pos (6U) 1440 #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */ 1441 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */ 1442 #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */ 1443 #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */ 1444 1445 #define DAC_CR_MAMP1_Pos (8U) 1446 #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */ 1447 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */ 1448 #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */ 1449 #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */ 1450 #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */ 1451 #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */ 1452 1453 #define DAC_CR_DMAEN1_Pos (12U) 1454 #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */ 1455 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!< DAC channel1 DMA enable */ 1456 #define DAC_CR_DMAUDRIE1_Pos (13U) 1457 #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */ 1458 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!< DAC channel1 DMA Underrun interrupt enable */ 1459 1460 #define DAC_CR_EN2_Pos (16U) 1461 #define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ 1462 #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!< DAC channel2 enable */ 1463 #define DAC_CR_BOFF2_Pos (17U) 1464 #define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */ 1465 #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!< DAC channel2 output buffer disable */ 1466 #define DAC_CR_TEN2_Pos (18U) 1467 #define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) /*!< 0x00040000 */ 1468 #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!< DAC channel2 Trigger enable */ 1469 1470 #define DAC_CR_TSEL2_Pos (19U) 1471 #define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */ 1472 #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */ 1473 #define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */ 1474 #define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */ 1475 #define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */ 1476 1477 #define DAC_CR_WAVE2_Pos (22U) 1478 #define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */ 1479 #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */ 1480 #define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */ 1481 #define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */ 1482 1483 #define DAC_CR_MAMP2_Pos (24U) 1484 #define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */ 1485 #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */ 1486 #define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */ 1487 #define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */ 1488 #define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */ 1489 #define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */ 1490 1491 #define DAC_CR_DMAEN2_Pos (28U) 1492 #define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */ 1493 #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!< DAC channel2 DMA enabled */ 1494 #define DAC_CR_DMAUDRIE2_Pos (29U) 1495 #define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */ 1496 #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!< DAC channel12DMA Underrun interrupt enable */ 1497 1498 /***************** Bit definition for DAC_SWTRIGR register ******************/ 1499 #define DAC_SWTRIGR_SWTRIG1_Pos (0U) 1500 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ 1501 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!< DAC channel1 software trigger */ 1502 #define DAC_SWTRIGR_SWTRIG2_Pos (1U) 1503 #define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */ 1504 #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!< DAC channel2 software trigger */ 1505 1506 /***************** Bit definition for DAC_DHR12R1 register ******************/ 1507 #define DAC_DHR12R1_DACC1DHR_Pos (0U) 1508 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */ 1509 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!< DAC channel1 12-bit Right aligned data */ 1510 1511 /***************** Bit definition for DAC_DHR12L1 register ******************/ 1512 #define DAC_DHR12L1_DACC1DHR_Pos (4U) 1513 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */ 1514 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!< DAC channel1 12-bit Left aligned data */ 1515 1516 /****************** Bit definition for DAC_DHR8R1 register ******************/ 1517 #define DAC_DHR8R1_DACC1DHR_Pos (0U) 1518 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */ 1519 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!< DAC channel1 8-bit Right aligned data */ 1520 1521 /***************** Bit definition for DAC_DHR12R2 register ******************/ 1522 #define DAC_DHR12R2_DACC2DHR_Pos (0U) 1523 #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */ 1524 #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!< DAC channel2 12-bit Right aligned data */ 1525 1526 /***************** Bit definition for DAC_DHR12L2 register ******************/ 1527 #define DAC_DHR12L2_DACC2DHR_Pos (4U) 1528 #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */ 1529 #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!< DAC channel2 12-bit Left aligned data */ 1530 1531 /****************** Bit definition for DAC_DHR8R2 register ******************/ 1532 #define DAC_DHR8R2_DACC2DHR_Pos (0U) 1533 #define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */ 1534 #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!< DAC channel2 8-bit Right aligned data */ 1535 1536 /***************** Bit definition for DAC_DHR12RD register ******************/ 1537 #define DAC_DHR12RD_DACC1DHR_Pos (0U) 1538 #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */ 1539 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!< DAC channel1 12-bit Right aligned data */ 1540 #define DAC_DHR12RD_DACC2DHR_Pos (16U) 1541 #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */ 1542 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!< DAC channel2 12-bit Right aligned data */ 1543 1544 /***************** Bit definition for DAC_DHR12LD register ******************/ 1545 #define DAC_DHR12LD_DACC1DHR_Pos (4U) 1546 #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */ 1547 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!< DAC channel1 12-bit Left aligned data */ 1548 #define DAC_DHR12LD_DACC2DHR_Pos (20U) 1549 #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */ 1550 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!< DAC channel2 12-bit Left aligned data */ 1551 1552 /****************** Bit definition for DAC_DHR8RD register ******************/ 1553 #define DAC_DHR8RD_DACC1DHR_Pos (0U) 1554 #define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */ 1555 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!< DAC channel1 8-bit Right aligned data */ 1556 #define DAC_DHR8RD_DACC2DHR_Pos (8U) 1557 #define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */ 1558 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!< DAC channel2 8-bit Right aligned data */ 1559 1560 /******************* Bit definition for DAC_DOR1 register *******************/ 1561 #define DAC_DOR1_DACC1DOR_Pos (0U) 1562 #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */ 1563 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!< DAC channel1 data output */ 1564 1565 /******************* Bit definition for DAC_DOR2 register *******************/ 1566 #define DAC_DOR2_DACC2DOR_Pos (0U) 1567 #define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */ 1568 #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!< DAC channel2 data output */ 1569 1570 /******************** Bit definition for DAC_SR register ********************/ 1571 #define DAC_SR_DMAUDR1_Pos (13U) 1572 #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */ 1573 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!< DAC channel1 DMA underrun flag */ 1574 #define DAC_SR_DMAUDR2_Pos (29U) 1575 #define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */ 1576 #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!< DAC channel2 DMA underrun flag */ 1577 1578 /******************************************************************************/ 1579 /* */ 1580 /* Debug MCU (DBGMCU) */ 1581 /* */ 1582 /******************************************************************************/ 1583 1584 /**************** Bit definition for DBGMCU_IDCODE register *****************/ 1585 #define DBGMCU_IDCODE_DEV_ID_Pos (0U) 1586 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ 1587 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */ 1588 1589 #define DBGMCU_IDCODE_DIV_ID_Pos (12U) 1590 #define DBGMCU_IDCODE_DIV_ID_Msk (0xFUL << DBGMCU_IDCODE_DIV_ID_Pos) /*!< 0x0000F000 */ 1591 #define DBGMCU_IDCODE_DIV_ID DBGMCU_IDCODE_DIV_ID_Msk /*!< Division Identifier */ 1592 #define DBGMCU_IDCODE_MCD_DIV_ID_Pos (13U) 1593 #define DBGMCU_IDCODE_MCD_DIV_ID_Msk (0x3UL << DBGMCU_IDCODE_MCD_DIV_ID_Pos) /*!< 0x00006000 */ 1594 #define DBGMCU_IDCODE_MCD_DIV_ID DBGMCU_IDCODE_MCD_DIV_ID_Msk /*!< MCD division ID is 6 */ 1595 #define DBGMCU_IDCODE_REV_ID_Pos (16U) 1596 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ 1597 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */ 1598 #define DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */ 1599 #define DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */ 1600 #define DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */ 1601 #define DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */ 1602 #define DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */ 1603 #define DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */ 1604 #define DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */ 1605 #define DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */ 1606 #define DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */ 1607 #define DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */ 1608 #define DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */ 1609 #define DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */ 1610 #define DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */ 1611 #define DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */ 1612 #define DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */ 1613 #define DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */ 1614 1615 /****************** Bit definition for DBGMCU_CR register *******************/ 1616 #define DBGMCU_CR_DBG_Pos (0U) 1617 #define DBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos) /*!< 0x00000007 */ 1618 #define DBGMCU_CR_DBG DBGMCU_CR_DBG_Msk /*!< Debug mode mask */ 1619 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) 1620 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ 1621 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */ 1622 #define DBGMCU_CR_DBG_STOP_Pos (1U) 1623 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ 1624 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */ 1625 #define DBGMCU_CR_DBG_STANDBY_Pos (2U) 1626 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ 1627 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */ 1628 1629 /****************** Bit definition for DBGMCU_APB1_FZ register **************/ 1630 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) 1631 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ 1632 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */ 1633 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) 1634 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */ 1635 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk 1636 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) 1637 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */ 1638 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk /*!< TIM6 counter stopped when core is halted */ 1639 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) 1640 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */ 1641 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk 1642 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) 1643 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ 1644 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /*!< RTC Calendar frozen when core is halted */ 1645 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) 1646 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ 1647 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */ 1648 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) 1649 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ 1650 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */ 1651 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U) 1652 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) /*!< 0x00200000 */ 1653 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ 1654 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos (22U) 1655 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) /*!< 0x00400000 */ 1656 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk /*!< I2C2 SMBUS timeout mode stopped when Core is halted */ 1657 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos (23U) 1658 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos) /*!< 0x00800000 */ 1659 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk /*!< I2C3 SMBUS timeout mode stopped when Core is halted */ 1660 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U) 1661 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) /*!< 0x80000000 */ 1662 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk /*!< LPTIM1 counter stopped when core is halted */ 1663 /****************** Bit definition for DBGMCU_APB2_FZ register **************/ 1664 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U) 1665 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) /*!< 0x00000020 */ 1666 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk /*!< TIM22 counter stopped when core is halted */ 1667 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U) 1668 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) /*!< 0x00000004 */ 1669 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk /*!< TIM21 counter stopped when core is halted */ 1670 1671 /******************************************************************************/ 1672 /* */ 1673 /* DMA Controller (DMA) */ 1674 /* */ 1675 /******************************************************************************/ 1676 1677 /******************* Bit definition for DMA_ISR register ********************/ 1678 #define DMA_ISR_GIF1_Pos (0U) 1679 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ 1680 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ 1681 #define DMA_ISR_TCIF1_Pos (1U) 1682 #define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ 1683 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ 1684 #define DMA_ISR_HTIF1_Pos (2U) 1685 #define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ 1686 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ 1687 #define DMA_ISR_TEIF1_Pos (3U) 1688 #define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ 1689 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ 1690 #define DMA_ISR_GIF2_Pos (4U) 1691 #define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ 1692 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ 1693 #define DMA_ISR_TCIF2_Pos (5U) 1694 #define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ 1695 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ 1696 #define DMA_ISR_HTIF2_Pos (6U) 1697 #define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ 1698 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ 1699 #define DMA_ISR_TEIF2_Pos (7U) 1700 #define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ 1701 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ 1702 #define DMA_ISR_GIF3_Pos (8U) 1703 #define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ 1704 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ 1705 #define DMA_ISR_TCIF3_Pos (9U) 1706 #define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ 1707 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ 1708 #define DMA_ISR_HTIF3_Pos (10U) 1709 #define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ 1710 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ 1711 #define DMA_ISR_TEIF3_Pos (11U) 1712 #define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ 1713 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ 1714 #define DMA_ISR_GIF4_Pos (12U) 1715 #define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ 1716 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ 1717 #define DMA_ISR_TCIF4_Pos (13U) 1718 #define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ 1719 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ 1720 #define DMA_ISR_HTIF4_Pos (14U) 1721 #define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ 1722 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ 1723 #define DMA_ISR_TEIF4_Pos (15U) 1724 #define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ 1725 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ 1726 #define DMA_ISR_GIF5_Pos (16U) 1727 #define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ 1728 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ 1729 #define DMA_ISR_TCIF5_Pos (17U) 1730 #define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ 1731 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ 1732 #define DMA_ISR_HTIF5_Pos (18U) 1733 #define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ 1734 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ 1735 #define DMA_ISR_TEIF5_Pos (19U) 1736 #define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ 1737 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ 1738 #define DMA_ISR_GIF6_Pos (20U) 1739 #define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ 1740 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ 1741 #define DMA_ISR_TCIF6_Pos (21U) 1742 #define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ 1743 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ 1744 #define DMA_ISR_HTIF6_Pos (22U) 1745 #define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ 1746 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ 1747 #define DMA_ISR_TEIF6_Pos (23U) 1748 #define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ 1749 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ 1750 #define DMA_ISR_GIF7_Pos (24U) 1751 #define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ 1752 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ 1753 #define DMA_ISR_TCIF7_Pos (25U) 1754 #define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ 1755 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ 1756 #define DMA_ISR_HTIF7_Pos (26U) 1757 #define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ 1758 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ 1759 #define DMA_ISR_TEIF7_Pos (27U) 1760 #define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ 1761 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ 1762 1763 /******************* Bit definition for DMA_IFCR register *******************/ 1764 #define DMA_IFCR_CGIF1_Pos (0U) 1765 #define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ 1766 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ 1767 #define DMA_IFCR_CTCIF1_Pos (1U) 1768 #define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ 1769 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ 1770 #define DMA_IFCR_CHTIF1_Pos (2U) 1771 #define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ 1772 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ 1773 #define DMA_IFCR_CTEIF1_Pos (3U) 1774 #define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ 1775 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ 1776 #define DMA_IFCR_CGIF2_Pos (4U) 1777 #define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ 1778 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ 1779 #define DMA_IFCR_CTCIF2_Pos (5U) 1780 #define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ 1781 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ 1782 #define DMA_IFCR_CHTIF2_Pos (6U) 1783 #define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ 1784 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ 1785 #define DMA_IFCR_CTEIF2_Pos (7U) 1786 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ 1787 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ 1788 #define DMA_IFCR_CGIF3_Pos (8U) 1789 #define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ 1790 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ 1791 #define DMA_IFCR_CTCIF3_Pos (9U) 1792 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ 1793 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ 1794 #define DMA_IFCR_CHTIF3_Pos (10U) 1795 #define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ 1796 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ 1797 #define DMA_IFCR_CTEIF3_Pos (11U) 1798 #define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ 1799 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ 1800 #define DMA_IFCR_CGIF4_Pos (12U) 1801 #define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ 1802 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ 1803 #define DMA_IFCR_CTCIF4_Pos (13U) 1804 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ 1805 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ 1806 #define DMA_IFCR_CHTIF4_Pos (14U) 1807 #define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ 1808 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ 1809 #define DMA_IFCR_CTEIF4_Pos (15U) 1810 #define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ 1811 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ 1812 #define DMA_IFCR_CGIF5_Pos (16U) 1813 #define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ 1814 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ 1815 #define DMA_IFCR_CTCIF5_Pos (17U) 1816 #define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ 1817 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ 1818 #define DMA_IFCR_CHTIF5_Pos (18U) 1819 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ 1820 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ 1821 #define DMA_IFCR_CTEIF5_Pos (19U) 1822 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ 1823 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ 1824 #define DMA_IFCR_CGIF6_Pos (20U) 1825 #define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ 1826 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ 1827 #define DMA_IFCR_CTCIF6_Pos (21U) 1828 #define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ 1829 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ 1830 #define DMA_IFCR_CHTIF6_Pos (22U) 1831 #define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ 1832 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ 1833 #define DMA_IFCR_CTEIF6_Pos (23U) 1834 #define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ 1835 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ 1836 #define DMA_IFCR_CGIF7_Pos (24U) 1837 #define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ 1838 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ 1839 #define DMA_IFCR_CTCIF7_Pos (25U) 1840 #define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ 1841 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ 1842 #define DMA_IFCR_CHTIF7_Pos (26U) 1843 #define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ 1844 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ 1845 #define DMA_IFCR_CTEIF7_Pos (27U) 1846 #define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ 1847 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ 1848 1849 /******************* Bit definition for DMA_CCR register ********************/ 1850 #define DMA_CCR_EN_Pos (0U) 1851 #define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ 1852 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ 1853 #define DMA_CCR_TCIE_Pos (1U) 1854 #define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ 1855 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ 1856 #define DMA_CCR_HTIE_Pos (2U) 1857 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ 1858 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ 1859 #define DMA_CCR_TEIE_Pos (3U) 1860 #define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ 1861 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ 1862 #define DMA_CCR_DIR_Pos (4U) 1863 #define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ 1864 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ 1865 #define DMA_CCR_CIRC_Pos (5U) 1866 #define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ 1867 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ 1868 #define DMA_CCR_PINC_Pos (6U) 1869 #define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ 1870 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ 1871 #define DMA_CCR_MINC_Pos (7U) 1872 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ 1873 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ 1874 1875 #define DMA_CCR_PSIZE_Pos (8U) 1876 #define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ 1877 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ 1878 #define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ 1879 #define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ 1880 1881 #define DMA_CCR_MSIZE_Pos (10U) 1882 #define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ 1883 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ 1884 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ 1885 #define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ 1886 1887 #define DMA_CCR_PL_Pos (12U) 1888 #define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ 1889 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ 1890 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ 1891 #define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ 1892 1893 #define DMA_CCR_MEM2MEM_Pos (14U) 1894 #define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ 1895 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ 1896 1897 /****************** Bit definition for DMA_CNDTR register *******************/ 1898 #define DMA_CNDTR_NDT_Pos (0U) 1899 #define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ 1900 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ 1901 1902 /****************** Bit definition for DMA_CPAR register ********************/ 1903 #define DMA_CPAR_PA_Pos (0U) 1904 #define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ 1905 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ 1906 1907 /****************** Bit definition for DMA_CMAR register ********************/ 1908 #define DMA_CMAR_MA_Pos (0U) 1909 #define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ 1910 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ 1911 1912 1913 /******************* Bit definition for DMA_CSELR register *******************/ 1914 #define DMA_CSELR_C1S_Pos (0U) 1915 #define DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos) /*!< 0x0000000F */ 1916 #define DMA_CSELR_C1S DMA_CSELR_C1S_Msk /*!< Channel 1 Selection */ 1917 #define DMA_CSELR_C2S_Pos (4U) 1918 #define DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos) /*!< 0x000000F0 */ 1919 #define DMA_CSELR_C2S DMA_CSELR_C2S_Msk /*!< Channel 2 Selection */ 1920 #define DMA_CSELR_C3S_Pos (8U) 1921 #define DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos) /*!< 0x00000F00 */ 1922 #define DMA_CSELR_C3S DMA_CSELR_C3S_Msk /*!< Channel 3 Selection */ 1923 #define DMA_CSELR_C4S_Pos (12U) 1924 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */ 1925 #define DMA_CSELR_C4S DMA_CSELR_C4S_Msk /*!< Channel 4 Selection */ 1926 #define DMA_CSELR_C5S_Pos (16U) 1927 #define DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos) /*!< 0x000F0000 */ 1928 #define DMA_CSELR_C5S DMA_CSELR_C5S_Msk /*!< Channel 5 Selection */ 1929 #define DMA_CSELR_C6S_Pos (20U) 1930 #define DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos) /*!< 0x00F00000 */ 1931 #define DMA_CSELR_C6S DMA_CSELR_C6S_Msk /*!< Channel 6 Selection */ 1932 #define DMA_CSELR_C7S_Pos (24U) 1933 #define DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos) /*!< 0x0F000000 */ 1934 #define DMA_CSELR_C7S DMA_CSELR_C7S_Msk /*!< Channel 7 Selection */ 1935 1936 /******************************************************************************/ 1937 /* */ 1938 /* External Interrupt/Event Controller (EXTI) */ 1939 /* */ 1940 /******************************************************************************/ 1941 1942 /******************* Bit definition for EXTI_IMR register *******************/ 1943 #define EXTI_IMR_IM0_Pos (0U) 1944 #define EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos) /*!< 0x00000001 */ 1945 #define EXTI_IMR_IM0 EXTI_IMR_IM0_Msk /*!< Interrupt Mask on line 0 */ 1946 #define EXTI_IMR_IM1_Pos (1U) 1947 #define EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos) /*!< 0x00000002 */ 1948 #define EXTI_IMR_IM1 EXTI_IMR_IM1_Msk /*!< Interrupt Mask on line 1 */ 1949 #define EXTI_IMR_IM2_Pos (2U) 1950 #define EXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos) /*!< 0x00000004 */ 1951 #define EXTI_IMR_IM2 EXTI_IMR_IM2_Msk /*!< Interrupt Mask on line 2 */ 1952 #define EXTI_IMR_IM3_Pos (3U) 1953 #define EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos) /*!< 0x00000008 */ 1954 #define EXTI_IMR_IM3 EXTI_IMR_IM3_Msk /*!< Interrupt Mask on line 3 */ 1955 #define EXTI_IMR_IM4_Pos (4U) 1956 #define EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos) /*!< 0x00000010 */ 1957 #define EXTI_IMR_IM4 EXTI_IMR_IM4_Msk /*!< Interrupt Mask on line 4 */ 1958 #define EXTI_IMR_IM5_Pos (5U) 1959 #define EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos) /*!< 0x00000020 */ 1960 #define EXTI_IMR_IM5 EXTI_IMR_IM5_Msk /*!< Interrupt Mask on line 5 */ 1961 #define EXTI_IMR_IM6_Pos (6U) 1962 #define EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos) /*!< 0x00000040 */ 1963 #define EXTI_IMR_IM6 EXTI_IMR_IM6_Msk /*!< Interrupt Mask on line 6 */ 1964 #define EXTI_IMR_IM7_Pos (7U) 1965 #define EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos) /*!< 0x00000080 */ 1966 #define EXTI_IMR_IM7 EXTI_IMR_IM7_Msk /*!< Interrupt Mask on line 7 */ 1967 #define EXTI_IMR_IM8_Pos (8U) 1968 #define EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos) /*!< 0x00000100 */ 1969 #define EXTI_IMR_IM8 EXTI_IMR_IM8_Msk /*!< Interrupt Mask on line 8 */ 1970 #define EXTI_IMR_IM9_Pos (9U) 1971 #define EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos) /*!< 0x00000200 */ 1972 #define EXTI_IMR_IM9 EXTI_IMR_IM9_Msk /*!< Interrupt Mask on line 9 */ 1973 #define EXTI_IMR_IM10_Pos (10U) 1974 #define EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos) /*!< 0x00000400 */ 1975 #define EXTI_IMR_IM10 EXTI_IMR_IM10_Msk /*!< Interrupt Mask on line 10 */ 1976 #define EXTI_IMR_IM11_Pos (11U) 1977 #define EXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos) /*!< 0x00000800 */ 1978 #define EXTI_IMR_IM11 EXTI_IMR_IM11_Msk /*!< Interrupt Mask on line 11 */ 1979 #define EXTI_IMR_IM12_Pos (12U) 1980 #define EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos) /*!< 0x00001000 */ 1981 #define EXTI_IMR_IM12 EXTI_IMR_IM12_Msk /*!< Interrupt Mask on line 12 */ 1982 #define EXTI_IMR_IM13_Pos (13U) 1983 #define EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos) /*!< 0x00002000 */ 1984 #define EXTI_IMR_IM13 EXTI_IMR_IM13_Msk /*!< Interrupt Mask on line 13 */ 1985 #define EXTI_IMR_IM14_Pos (14U) 1986 #define EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos) /*!< 0x00004000 */ 1987 #define EXTI_IMR_IM14 EXTI_IMR_IM14_Msk /*!< Interrupt Mask on line 14 */ 1988 #define EXTI_IMR_IM15_Pos (15U) 1989 #define EXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos) /*!< 0x00008000 */ 1990 #define EXTI_IMR_IM15 EXTI_IMR_IM15_Msk /*!< Interrupt Mask on line 15 */ 1991 #define EXTI_IMR_IM16_Pos (16U) 1992 #define EXTI_IMR_IM16_Msk (0x1UL << EXTI_IMR_IM16_Pos) /*!< 0x00010000 */ 1993 #define EXTI_IMR_IM16 EXTI_IMR_IM16_Msk /*!< Interrupt Mask on line 16 */ 1994 #define EXTI_IMR_IM17_Pos (17U) 1995 #define EXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos) /*!< 0x00020000 */ 1996 #define EXTI_IMR_IM17 EXTI_IMR_IM17_Msk /*!< Interrupt Mask on line 17 */ 1997 #define EXTI_IMR_IM18_Pos (18U) 1998 #define EXTI_IMR_IM18_Msk (0x1UL << EXTI_IMR_IM18_Pos) /*!< 0x00040000 */ 1999 #define EXTI_IMR_IM18 EXTI_IMR_IM18_Msk /*!< Interrupt Mask on line 18 */ 2000 #define EXTI_IMR_IM19_Pos (19U) 2001 #define EXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos) /*!< 0x00080000 */ 2002 #define EXTI_IMR_IM19 EXTI_IMR_IM19_Msk /*!< Interrupt Mask on line 19 */ 2003 #define EXTI_IMR_IM20_Pos (20U) 2004 #define EXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos) /*!< 0x00100000 */ 2005 #define EXTI_IMR_IM20 EXTI_IMR_IM20_Msk /*!< Interrupt Mask on line 20 */ 2006 #define EXTI_IMR_IM21_Pos (21U) 2007 #define EXTI_IMR_IM21_Msk (0x1UL << EXTI_IMR_IM21_Pos) /*!< 0x00200000 */ 2008 #define EXTI_IMR_IM21 EXTI_IMR_IM21_Msk /*!< Interrupt Mask on line 21 */ 2009 #define EXTI_IMR_IM22_Pos (22U) 2010 #define EXTI_IMR_IM22_Msk (0x1UL << EXTI_IMR_IM22_Pos) /*!< 0x00400000 */ 2011 #define EXTI_IMR_IM22 EXTI_IMR_IM22_Msk /*!< Interrupt Mask on line 22 */ 2012 #define EXTI_IMR_IM23_Pos (23U) 2013 #define EXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos) /*!< 0x00800000 */ 2014 #define EXTI_IMR_IM23 EXTI_IMR_IM23_Msk /*!< Interrupt Mask on line 23 */ 2015 #define EXTI_IMR_IM24_Pos (24U) 2016 #define EXTI_IMR_IM24_Msk (0x1UL << EXTI_IMR_IM24_Pos) /*!< 0x01000000 */ 2017 #define EXTI_IMR_IM24 EXTI_IMR_IM24_Msk /*!< Interrupt Mask on line 24 */ 2018 #define EXTI_IMR_IM25_Pos (25U) 2019 #define EXTI_IMR_IM25_Msk (0x1UL << EXTI_IMR_IM25_Pos) /*!< 0x02000000 */ 2020 #define EXTI_IMR_IM25 EXTI_IMR_IM25_Msk /*!< Interrupt Mask on line 25 */ 2021 #define EXTI_IMR_IM26_Pos (26U) 2022 #define EXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos) /*!< 0x04000000 */ 2023 #define EXTI_IMR_IM26 EXTI_IMR_IM26_Msk /*!< Interrupt Mask on line 26 */ 2024 #define EXTI_IMR_IM28_Pos (28U) 2025 #define EXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos) /*!< 0x10000000 */ 2026 #define EXTI_IMR_IM28 EXTI_IMR_IM28_Msk /*!< Interrupt Mask on line 28 */ 2027 #define EXTI_IMR_IM29_Pos (29U) 2028 #define EXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos) /*!< 0x20000000 */ 2029 #define EXTI_IMR_IM29 EXTI_IMR_IM29_Msk /*!< Interrupt Mask on line 29 */ 2030 2031 #define EXTI_IMR_IM_Pos (0U) 2032 #define EXTI_IMR_IM_Msk (0x37FFFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x37FFFFFF */ 2033 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ 2034 2035 /****************** Bit definition for EXTI_EMR register ********************/ 2036 #define EXTI_EMR_EM0_Pos (0U) 2037 #define EXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos) /*!< 0x00000001 */ 2038 #define EXTI_EMR_EM0 EXTI_EMR_EM0_Msk /*!< Event Mask on line 0 */ 2039 #define EXTI_EMR_EM1_Pos (1U) 2040 #define EXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos) /*!< 0x00000002 */ 2041 #define EXTI_EMR_EM1 EXTI_EMR_EM1_Msk /*!< Event Mask on line 1 */ 2042 #define EXTI_EMR_EM2_Pos (2U) 2043 #define EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos) /*!< 0x00000004 */ 2044 #define EXTI_EMR_EM2 EXTI_EMR_EM2_Msk /*!< Event Mask on line 2 */ 2045 #define EXTI_EMR_EM3_Pos (3U) 2046 #define EXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos) /*!< 0x00000008 */ 2047 #define EXTI_EMR_EM3 EXTI_EMR_EM3_Msk /*!< Event Mask on line 3 */ 2048 #define EXTI_EMR_EM4_Pos (4U) 2049 #define EXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos) /*!< 0x00000010 */ 2050 #define EXTI_EMR_EM4 EXTI_EMR_EM4_Msk /*!< Event Mask on line 4 */ 2051 #define EXTI_EMR_EM5_Pos (5U) 2052 #define EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos) /*!< 0x00000020 */ 2053 #define EXTI_EMR_EM5 EXTI_EMR_EM5_Msk /*!< Event Mask on line 5 */ 2054 #define EXTI_EMR_EM6_Pos (6U) 2055 #define EXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos) /*!< 0x00000040 */ 2056 #define EXTI_EMR_EM6 EXTI_EMR_EM6_Msk /*!< Event Mask on line 6 */ 2057 #define EXTI_EMR_EM7_Pos (7U) 2058 #define EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos) /*!< 0x00000080 */ 2059 #define EXTI_EMR_EM7 EXTI_EMR_EM7_Msk /*!< Event Mask on line 7 */ 2060 #define EXTI_EMR_EM8_Pos (8U) 2061 #define EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos) /*!< 0x00000100 */ 2062 #define EXTI_EMR_EM8 EXTI_EMR_EM8_Msk /*!< Event Mask on line 8 */ 2063 #define EXTI_EMR_EM9_Pos (9U) 2064 #define EXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos) /*!< 0x00000200 */ 2065 #define EXTI_EMR_EM9 EXTI_EMR_EM9_Msk /*!< Event Mask on line 9 */ 2066 #define EXTI_EMR_EM10_Pos (10U) 2067 #define EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos) /*!< 0x00000400 */ 2068 #define EXTI_EMR_EM10 EXTI_EMR_EM10_Msk /*!< Event Mask on line 10 */ 2069 #define EXTI_EMR_EM11_Pos (11U) 2070 #define EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos) /*!< 0x00000800 */ 2071 #define EXTI_EMR_EM11 EXTI_EMR_EM11_Msk /*!< Event Mask on line 11 */ 2072 #define EXTI_EMR_EM12_Pos (12U) 2073 #define EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos) /*!< 0x00001000 */ 2074 #define EXTI_EMR_EM12 EXTI_EMR_EM12_Msk /*!< Event Mask on line 12 */ 2075 #define EXTI_EMR_EM13_Pos (13U) 2076 #define EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos) /*!< 0x00002000 */ 2077 #define EXTI_EMR_EM13 EXTI_EMR_EM13_Msk /*!< Event Mask on line 13 */ 2078 #define EXTI_EMR_EM14_Pos (14U) 2079 #define EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos) /*!< 0x00004000 */ 2080 #define EXTI_EMR_EM14 EXTI_EMR_EM14_Msk /*!< Event Mask on line 14 */ 2081 #define EXTI_EMR_EM15_Pos (15U) 2082 #define EXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos) /*!< 0x00008000 */ 2083 #define EXTI_EMR_EM15 EXTI_EMR_EM15_Msk /*!< Event Mask on line 15 */ 2084 #define EXTI_EMR_EM16_Pos (16U) 2085 #define EXTI_EMR_EM16_Msk (0x1UL << EXTI_EMR_EM16_Pos) /*!< 0x00010000 */ 2086 #define EXTI_EMR_EM16 EXTI_EMR_EM16_Msk /*!< Event Mask on line 16 */ 2087 #define EXTI_EMR_EM17_Pos (17U) 2088 #define EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos) /*!< 0x00020000 */ 2089 #define EXTI_EMR_EM17 EXTI_EMR_EM17_Msk /*!< Event Mask on line 17 */ 2090 #define EXTI_EMR_EM18_Pos (18U) 2091 #define EXTI_EMR_EM18_Msk (0x1UL << EXTI_EMR_EM18_Pos) /*!< 0x00040000 */ 2092 #define EXTI_EMR_EM18 EXTI_EMR_EM18_Msk /*!< Event Mask on line 18 */ 2093 #define EXTI_EMR_EM19_Pos (19U) 2094 #define EXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos) /*!< 0x00080000 */ 2095 #define EXTI_EMR_EM19 EXTI_EMR_EM19_Msk /*!< Event Mask on line 19 */ 2096 #define EXTI_EMR_EM20_Pos (20U) 2097 #define EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos) /*!< 0x00100000 */ 2098 #define EXTI_EMR_EM20 EXTI_EMR_EM20_Msk /*!< Event Mask on line 20 */ 2099 #define EXTI_EMR_EM21_Pos (21U) 2100 #define EXTI_EMR_EM21_Msk (0x1UL << EXTI_EMR_EM21_Pos) /*!< 0x00200000 */ 2101 #define EXTI_EMR_EM21 EXTI_EMR_EM21_Msk /*!< Event Mask on line 21 */ 2102 #define EXTI_EMR_EM22_Pos (22U) 2103 #define EXTI_EMR_EM22_Msk (0x1UL << EXTI_EMR_EM22_Pos) /*!< 0x00400000 */ 2104 #define EXTI_EMR_EM22 EXTI_EMR_EM22_Msk /*!< Event Mask on line 22 */ 2105 #define EXTI_EMR_EM23_Pos (23U) 2106 #define EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos) /*!< 0x00800000 */ 2107 #define EXTI_EMR_EM23 EXTI_EMR_EM23_Msk /*!< Event Mask on line 23 */ 2108 #define EXTI_EMR_EM24_Pos (24U) 2109 #define EXTI_EMR_EM24_Msk (0x1UL << EXTI_EMR_EM24_Pos) /*!< 0x01000000 */ 2110 #define EXTI_EMR_EM24 EXTI_EMR_EM24_Msk /*!< Event Mask on line 24 */ 2111 #define EXTI_EMR_EM25_Pos (25U) 2112 #define EXTI_EMR_EM25_Msk (0x1UL << EXTI_EMR_EM25_Pos) /*!< 0x02000000 */ 2113 #define EXTI_EMR_EM25 EXTI_EMR_EM25_Msk /*!< Event Mask on line 25 */ 2114 #define EXTI_EMR_EM26_Pos (26U) 2115 #define EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos) /*!< 0x04000000 */ 2116 #define EXTI_EMR_EM26 EXTI_EMR_EM26_Msk /*!< Event Mask on line 26 */ 2117 #define EXTI_EMR_EM28_Pos (28U) 2118 #define EXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos) /*!< 0x10000000 */ 2119 #define EXTI_EMR_EM28 EXTI_EMR_EM28_Msk /*!< Event Mask on line 28 */ 2120 #define EXTI_EMR_EM29_Pos (29U) 2121 #define EXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos) /*!< 0x20000000 */ 2122 #define EXTI_EMR_EM29 EXTI_EMR_EM29_Msk /*!< Event Mask on line 29 */ 2123 2124 /******************* Bit definition for EXTI_RTSR register ******************/ 2125 #define EXTI_RTSR_RT0_Pos (0U) 2126 #define EXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos) /*!< 0x00000001 */ 2127 #define EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ 2128 #define EXTI_RTSR_RT1_Pos (1U) 2129 #define EXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos) /*!< 0x00000002 */ 2130 #define EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ 2131 #define EXTI_RTSR_RT2_Pos (2U) 2132 #define EXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos) /*!< 0x00000004 */ 2133 #define EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ 2134 #define EXTI_RTSR_RT3_Pos (3U) 2135 #define EXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos) /*!< 0x00000008 */ 2136 #define EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ 2137 #define EXTI_RTSR_RT4_Pos (4U) 2138 #define EXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos) /*!< 0x00000010 */ 2139 #define EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ 2140 #define EXTI_RTSR_RT5_Pos (5U) 2141 #define EXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos) /*!< 0x00000020 */ 2142 #define EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ 2143 #define EXTI_RTSR_RT6_Pos (6U) 2144 #define EXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos) /*!< 0x00000040 */ 2145 #define EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ 2146 #define EXTI_RTSR_RT7_Pos (7U) 2147 #define EXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos) /*!< 0x00000080 */ 2148 #define EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ 2149 #define EXTI_RTSR_RT8_Pos (8U) 2150 #define EXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos) /*!< 0x00000100 */ 2151 #define EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ 2152 #define EXTI_RTSR_RT9_Pos (9U) 2153 #define EXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos) /*!< 0x00000200 */ 2154 #define EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ 2155 #define EXTI_RTSR_RT10_Pos (10U) 2156 #define EXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos) /*!< 0x00000400 */ 2157 #define EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ 2158 #define EXTI_RTSR_RT11_Pos (11U) 2159 #define EXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos) /*!< 0x00000800 */ 2160 #define EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ 2161 #define EXTI_RTSR_RT12_Pos (12U) 2162 #define EXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos) /*!< 0x00001000 */ 2163 #define EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ 2164 #define EXTI_RTSR_RT13_Pos (13U) 2165 #define EXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos) /*!< 0x00002000 */ 2166 #define EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ 2167 #define EXTI_RTSR_RT14_Pos (14U) 2168 #define EXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos) /*!< 0x00004000 */ 2169 #define EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ 2170 #define EXTI_RTSR_RT15_Pos (15U) 2171 #define EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos) /*!< 0x00008000 */ 2172 #define EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ 2173 #define EXTI_RTSR_RT16_Pos (16U) 2174 #define EXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos) /*!< 0x00010000 */ 2175 #define EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ 2176 #define EXTI_RTSR_RT17_Pos (17U) 2177 #define EXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos) /*!< 0x00020000 */ 2178 #define EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ 2179 #define EXTI_RTSR_RT19_Pos (19U) 2180 #define EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos) /*!< 0x00080000 */ 2181 #define EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ 2182 #define EXTI_RTSR_RT20_Pos (20U) 2183 #define EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos) /*!< 0x00100000 */ 2184 #define EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ 2185 #define EXTI_RTSR_RT21_Pos (21U) 2186 #define EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos) /*!< 0x00200000 */ 2187 #define EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ 2188 #define EXTI_RTSR_RT22_Pos (22U) 2189 #define EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos) /*!< 0x00400000 */ 2190 #define EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */ 2191 2192 /* Legacy defines */ 2193 #define EXTI_RTSR_TR0 EXTI_RTSR_RT0 2194 #define EXTI_RTSR_TR1 EXTI_RTSR_RT1 2195 #define EXTI_RTSR_TR2 EXTI_RTSR_RT2 2196 #define EXTI_RTSR_TR3 EXTI_RTSR_RT3 2197 #define EXTI_RTSR_TR4 EXTI_RTSR_RT4 2198 #define EXTI_RTSR_TR5 EXTI_RTSR_RT5 2199 #define EXTI_RTSR_TR6 EXTI_RTSR_RT6 2200 #define EXTI_RTSR_TR7 EXTI_RTSR_RT7 2201 #define EXTI_RTSR_TR8 EXTI_RTSR_RT8 2202 #define EXTI_RTSR_TR9 EXTI_RTSR_RT9 2203 #define EXTI_RTSR_TR10 EXTI_RTSR_RT10 2204 #define EXTI_RTSR_TR11 EXTI_RTSR_RT11 2205 #define EXTI_RTSR_TR12 EXTI_RTSR_RT12 2206 #define EXTI_RTSR_TR13 EXTI_RTSR_RT13 2207 #define EXTI_RTSR_TR14 EXTI_RTSR_RT14 2208 #define EXTI_RTSR_TR15 EXTI_RTSR_RT15 2209 #define EXTI_RTSR_TR16 EXTI_RTSR_RT16 2210 #define EXTI_RTSR_TR17 EXTI_RTSR_RT17 2211 #define EXTI_RTSR_TR19 EXTI_RTSR_RT19 2212 #define EXTI_RTSR_TR20 EXTI_RTSR_RT20 2213 #define EXTI_RTSR_TR21 EXTI_RTSR_RT21 2214 #define EXTI_RTSR_TR22 EXTI_RTSR_RT22 2215 2216 /******************* Bit definition for EXTI_FTSR register *******************/ 2217 #define EXTI_FTSR_FT0_Pos (0U) 2218 #define EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos) /*!< 0x00000001 */ 2219 #define EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ 2220 #define EXTI_FTSR_FT1_Pos (1U) 2221 #define EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos) /*!< 0x00000002 */ 2222 #define EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ 2223 #define EXTI_FTSR_FT2_Pos (2U) 2224 #define EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos) /*!< 0x00000004 */ 2225 #define EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ 2226 #define EXTI_FTSR_FT3_Pos (3U) 2227 #define EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos) /*!< 0x00000008 */ 2228 #define EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ 2229 #define EXTI_FTSR_FT4_Pos (4U) 2230 #define EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos) /*!< 0x00000010 */ 2231 #define EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ 2232 #define EXTI_FTSR_FT5_Pos (5U) 2233 #define EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos) /*!< 0x00000020 */ 2234 #define EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ 2235 #define EXTI_FTSR_FT6_Pos (6U) 2236 #define EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos) /*!< 0x00000040 */ 2237 #define EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ 2238 #define EXTI_FTSR_FT7_Pos (7U) 2239 #define EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos) /*!< 0x00000080 */ 2240 #define EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ 2241 #define EXTI_FTSR_FT8_Pos (8U) 2242 #define EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos) /*!< 0x00000100 */ 2243 #define EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ 2244 #define EXTI_FTSR_FT9_Pos (9U) 2245 #define EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos) /*!< 0x00000200 */ 2246 #define EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ 2247 #define EXTI_FTSR_FT10_Pos (10U) 2248 #define EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos) /*!< 0x00000400 */ 2249 #define EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ 2250 #define EXTI_FTSR_FT11_Pos (11U) 2251 #define EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos) /*!< 0x00000800 */ 2252 #define EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ 2253 #define EXTI_FTSR_FT12_Pos (12U) 2254 #define EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos) /*!< 0x00001000 */ 2255 #define EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ 2256 #define EXTI_FTSR_FT13_Pos (13U) 2257 #define EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos) /*!< 0x00002000 */ 2258 #define EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ 2259 #define EXTI_FTSR_FT14_Pos (14U) 2260 #define EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos) /*!< 0x00004000 */ 2261 #define EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ 2262 #define EXTI_FTSR_FT15_Pos (15U) 2263 #define EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos) /*!< 0x00008000 */ 2264 #define EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ 2265 #define EXTI_FTSR_FT16_Pos (16U) 2266 #define EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos) /*!< 0x00010000 */ 2267 #define EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ 2268 #define EXTI_FTSR_FT17_Pos (17U) 2269 #define EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos) /*!< 0x00020000 */ 2270 #define EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ 2271 #define EXTI_FTSR_FT19_Pos (19U) 2272 #define EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos) /*!< 0x00080000 */ 2273 #define EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ 2274 #define EXTI_FTSR_FT20_Pos (20U) 2275 #define EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos) /*!< 0x00100000 */ 2276 #define EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ 2277 #define EXTI_FTSR_FT21_Pos (21U) 2278 #define EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos) /*!< 0x00200000 */ 2279 #define EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ 2280 #define EXTI_FTSR_FT22_Pos (22U) 2281 #define EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos) /*!< 0x00400000 */ 2282 #define EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */ 2283 2284 /* Legacy defines */ 2285 #define EXTI_FTSR_TR0 EXTI_FTSR_FT0 2286 #define EXTI_FTSR_TR1 EXTI_FTSR_FT1 2287 #define EXTI_FTSR_TR2 EXTI_FTSR_FT2 2288 #define EXTI_FTSR_TR3 EXTI_FTSR_FT3 2289 #define EXTI_FTSR_TR4 EXTI_FTSR_FT4 2290 #define EXTI_FTSR_TR5 EXTI_FTSR_FT5 2291 #define EXTI_FTSR_TR6 EXTI_FTSR_FT6 2292 #define EXTI_FTSR_TR7 EXTI_FTSR_FT7 2293 #define EXTI_FTSR_TR8 EXTI_FTSR_FT8 2294 #define EXTI_FTSR_TR9 EXTI_FTSR_FT9 2295 #define EXTI_FTSR_TR10 EXTI_FTSR_FT10 2296 #define EXTI_FTSR_TR11 EXTI_FTSR_FT11 2297 #define EXTI_FTSR_TR12 EXTI_FTSR_FT12 2298 #define EXTI_FTSR_TR13 EXTI_FTSR_FT13 2299 #define EXTI_FTSR_TR14 EXTI_FTSR_FT14 2300 #define EXTI_FTSR_TR15 EXTI_FTSR_FT15 2301 #define EXTI_FTSR_TR16 EXTI_FTSR_FT16 2302 #define EXTI_FTSR_TR17 EXTI_FTSR_FT17 2303 #define EXTI_FTSR_TR19 EXTI_FTSR_FT19 2304 #define EXTI_FTSR_TR20 EXTI_FTSR_FT20 2305 #define EXTI_FTSR_TR21 EXTI_FTSR_FT21 2306 #define EXTI_FTSR_TR22 EXTI_FTSR_FT22 2307 2308 /******************* Bit definition for EXTI_SWIER register *******************/ 2309 #define EXTI_SWIER_SWI0_Pos (0U) 2310 #define EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos) /*!< 0x00000001 */ 2311 #define EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk /*!< Software Interrupt on line 0 */ 2312 #define EXTI_SWIER_SWI1_Pos (1U) 2313 #define EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos) /*!< 0x00000002 */ 2314 #define EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk /*!< Software Interrupt on line 1 */ 2315 #define EXTI_SWIER_SWI2_Pos (2U) 2316 #define EXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos) /*!< 0x00000004 */ 2317 #define EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk /*!< Software Interrupt on line 2 */ 2318 #define EXTI_SWIER_SWI3_Pos (3U) 2319 #define EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos) /*!< 0x00000008 */ 2320 #define EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk /*!< Software Interrupt on line 3 */ 2321 #define EXTI_SWIER_SWI4_Pos (4U) 2322 #define EXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos) /*!< 0x00000010 */ 2323 #define EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk /*!< Software Interrupt on line 4 */ 2324 #define EXTI_SWIER_SWI5_Pos (5U) 2325 #define EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos) /*!< 0x00000020 */ 2326 #define EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk /*!< Software Interrupt on line 5 */ 2327 #define EXTI_SWIER_SWI6_Pos (6U) 2328 #define EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos) /*!< 0x00000040 */ 2329 #define EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk /*!< Software Interrupt on line 6 */ 2330 #define EXTI_SWIER_SWI7_Pos (7U) 2331 #define EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos) /*!< 0x00000080 */ 2332 #define EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk /*!< Software Interrupt on line 7 */ 2333 #define EXTI_SWIER_SWI8_Pos (8U) 2334 #define EXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos) /*!< 0x00000100 */ 2335 #define EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk /*!< Software Interrupt on line 8 */ 2336 #define EXTI_SWIER_SWI9_Pos (9U) 2337 #define EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos) /*!< 0x00000200 */ 2338 #define EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk /*!< Software Interrupt on line 9 */ 2339 #define EXTI_SWIER_SWI10_Pos (10U) 2340 #define EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos) /*!< 0x00000400 */ 2341 #define EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk /*!< Software Interrupt on line 10 */ 2342 #define EXTI_SWIER_SWI11_Pos (11U) 2343 #define EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos) /*!< 0x00000800 */ 2344 #define EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk /*!< Software Interrupt on line 11 */ 2345 #define EXTI_SWIER_SWI12_Pos (12U) 2346 #define EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos) /*!< 0x00001000 */ 2347 #define EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk /*!< Software Interrupt on line 12 */ 2348 #define EXTI_SWIER_SWI13_Pos (13U) 2349 #define EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos) /*!< 0x00002000 */ 2350 #define EXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk /*!< Software Interrupt on line 13 */ 2351 #define EXTI_SWIER_SWI14_Pos (14U) 2352 #define EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos) /*!< 0x00004000 */ 2353 #define EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk /*!< Software Interrupt on line 14 */ 2354 #define EXTI_SWIER_SWI15_Pos (15U) 2355 #define EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos) /*!< 0x00008000 */ 2356 #define EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk /*!< Software Interrupt on line 15 */ 2357 #define EXTI_SWIER_SWI16_Pos (16U) 2358 #define EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos) /*!< 0x00010000 */ 2359 #define EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk /*!< Software Interrupt on line 16 */ 2360 #define EXTI_SWIER_SWI17_Pos (17U) 2361 #define EXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos) /*!< 0x00020000 */ 2362 #define EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk /*!< Software Interrupt on line 17 */ 2363 #define EXTI_SWIER_SWI19_Pos (19U) 2364 #define EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos) /*!< 0x00080000 */ 2365 #define EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk /*!< Software Interrupt on line 19 */ 2366 #define EXTI_SWIER_SWI20_Pos (20U) 2367 #define EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos) /*!< 0x00100000 */ 2368 #define EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk /*!< Software Interrupt on line 20 */ 2369 #define EXTI_SWIER_SWI21_Pos (21U) 2370 #define EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos) /*!< 0x00200000 */ 2371 #define EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk /*!< Software Interrupt on line 21 */ 2372 #define EXTI_SWIER_SWI22_Pos (22U) 2373 #define EXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos) /*!< 0x00400000 */ 2374 #define EXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk /*!< Software Interrupt on line 22 */ 2375 2376 /* Legacy defines */ 2377 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWI0 2378 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWI1 2379 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWI2 2380 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWI3 2381 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWI4 2382 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWI5 2383 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWI6 2384 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWI7 2385 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWI8 2386 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWI9 2387 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWI10 2388 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWI11 2389 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWI12 2390 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWI13 2391 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWI14 2392 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWI15 2393 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWI16 2394 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWI17 2395 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19 2396 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWI20 2397 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWI21 2398 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWI22 2399 2400 /****************** Bit definition for EXTI_PR register *********************/ 2401 #define EXTI_PR_PIF0_Pos (0U) 2402 #define EXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos) /*!< 0x00000001 */ 2403 #define EXTI_PR_PIF0 EXTI_PR_PIF0_Msk /*!< Pending bit 0 */ 2404 #define EXTI_PR_PIF1_Pos (1U) 2405 #define EXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos) /*!< 0x00000002 */ 2406 #define EXTI_PR_PIF1 EXTI_PR_PIF1_Msk /*!< Pending bit 1 */ 2407 #define EXTI_PR_PIF2_Pos (2U) 2408 #define EXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos) /*!< 0x00000004 */ 2409 #define EXTI_PR_PIF2 EXTI_PR_PIF2_Msk /*!< Pending bit 2 */ 2410 #define EXTI_PR_PIF3_Pos (3U) 2411 #define EXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos) /*!< 0x00000008 */ 2412 #define EXTI_PR_PIF3 EXTI_PR_PIF3_Msk /*!< Pending bit 3 */ 2413 #define EXTI_PR_PIF4_Pos (4U) 2414 #define EXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos) /*!< 0x00000010 */ 2415 #define EXTI_PR_PIF4 EXTI_PR_PIF4_Msk /*!< Pending bit 4 */ 2416 #define EXTI_PR_PIF5_Pos (5U) 2417 #define EXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos) /*!< 0x00000020 */ 2418 #define EXTI_PR_PIF5 EXTI_PR_PIF5_Msk /*!< Pending bit 5 */ 2419 #define EXTI_PR_PIF6_Pos (6U) 2420 #define EXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos) /*!< 0x00000040 */ 2421 #define EXTI_PR_PIF6 EXTI_PR_PIF6_Msk /*!< Pending bit 6 */ 2422 #define EXTI_PR_PIF7_Pos (7U) 2423 #define EXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos) /*!< 0x00000080 */ 2424 #define EXTI_PR_PIF7 EXTI_PR_PIF7_Msk /*!< Pending bit 7 */ 2425 #define EXTI_PR_PIF8_Pos (8U) 2426 #define EXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos) /*!< 0x00000100 */ 2427 #define EXTI_PR_PIF8 EXTI_PR_PIF8_Msk /*!< Pending bit 8 */ 2428 #define EXTI_PR_PIF9_Pos (9U) 2429 #define EXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos) /*!< 0x00000200 */ 2430 #define EXTI_PR_PIF9 EXTI_PR_PIF9_Msk /*!< Pending bit 9 */ 2431 #define EXTI_PR_PIF10_Pos (10U) 2432 #define EXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos) /*!< 0x00000400 */ 2433 #define EXTI_PR_PIF10 EXTI_PR_PIF10_Msk /*!< Pending bit 10 */ 2434 #define EXTI_PR_PIF11_Pos (11U) 2435 #define EXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos) /*!< 0x00000800 */ 2436 #define EXTI_PR_PIF11 EXTI_PR_PIF11_Msk /*!< Pending bit 11 */ 2437 #define EXTI_PR_PIF12_Pos (12U) 2438 #define EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos) /*!< 0x00001000 */ 2439 #define EXTI_PR_PIF12 EXTI_PR_PIF12_Msk /*!< Pending bit 12 */ 2440 #define EXTI_PR_PIF13_Pos (13U) 2441 #define EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos) /*!< 0x00002000 */ 2442 #define EXTI_PR_PIF13 EXTI_PR_PIF13_Msk /*!< Pending bit 13 */ 2443 #define EXTI_PR_PIF14_Pos (14U) 2444 #define EXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos) /*!< 0x00004000 */ 2445 #define EXTI_PR_PIF14 EXTI_PR_PIF14_Msk /*!< Pending bit 14 */ 2446 #define EXTI_PR_PIF15_Pos (15U) 2447 #define EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos) /*!< 0x00008000 */ 2448 #define EXTI_PR_PIF15 EXTI_PR_PIF15_Msk /*!< Pending bit 15 */ 2449 #define EXTI_PR_PIF16_Pos (16U) 2450 #define EXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos) /*!< 0x00010000 */ 2451 #define EXTI_PR_PIF16 EXTI_PR_PIF16_Msk /*!< Pending bit 16 */ 2452 #define EXTI_PR_PIF17_Pos (17U) 2453 #define EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos) /*!< 0x00020000 */ 2454 #define EXTI_PR_PIF17 EXTI_PR_PIF17_Msk /*!< Pending bit 17 */ 2455 #define EXTI_PR_PIF19_Pos (19U) 2456 #define EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos) /*!< 0x00080000 */ 2457 #define EXTI_PR_PIF19 EXTI_PR_PIF19_Msk /*!< Pending bit 19 */ 2458 #define EXTI_PR_PIF20_Pos (20U) 2459 #define EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos) /*!< 0x00100000 */ 2460 #define EXTI_PR_PIF20 EXTI_PR_PIF20_Msk /*!< Pending bit 20 */ 2461 #define EXTI_PR_PIF21_Pos (21U) 2462 #define EXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos) /*!< 0x00200000 */ 2463 #define EXTI_PR_PIF21 EXTI_PR_PIF21_Msk /*!< Pending bit 21 */ 2464 #define EXTI_PR_PIF22_Pos (22U) 2465 #define EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos) /*!< 0x00400000 */ 2466 #define EXTI_PR_PIF22 EXTI_PR_PIF22_Msk /*!< Pending bit 22 */ 2467 2468 /* Legacy defines */ 2469 #define EXTI_PR_PR0 EXTI_PR_PIF0 2470 #define EXTI_PR_PR1 EXTI_PR_PIF1 2471 #define EXTI_PR_PR2 EXTI_PR_PIF2 2472 #define EXTI_PR_PR3 EXTI_PR_PIF3 2473 #define EXTI_PR_PR4 EXTI_PR_PIF4 2474 #define EXTI_PR_PR5 EXTI_PR_PIF5 2475 #define EXTI_PR_PR6 EXTI_PR_PIF6 2476 #define EXTI_PR_PR7 EXTI_PR_PIF7 2477 #define EXTI_PR_PR8 EXTI_PR_PIF8 2478 #define EXTI_PR_PR9 EXTI_PR_PIF9 2479 #define EXTI_PR_PR10 EXTI_PR_PIF10 2480 #define EXTI_PR_PR11 EXTI_PR_PIF11 2481 #define EXTI_PR_PR12 EXTI_PR_PIF12 2482 #define EXTI_PR_PR13 EXTI_PR_PIF13 2483 #define EXTI_PR_PR14 EXTI_PR_PIF14 2484 #define EXTI_PR_PR15 EXTI_PR_PIF15 2485 #define EXTI_PR_PR16 EXTI_PR_PIF16 2486 #define EXTI_PR_PR17 EXTI_PR_PIF17 2487 #define EXTI_PR_PR19 EXTI_PR_PIF19 2488 #define EXTI_PR_PR20 EXTI_PR_PIF20 2489 #define EXTI_PR_PR21 EXTI_PR_PIF21 2490 #define EXTI_PR_PR22 EXTI_PR_PIF22 2491 2492 /******************************************************************************/ 2493 /* */ 2494 /* FLASH and Option Bytes Registers */ 2495 /* */ 2496 /******************************************************************************/ 2497 2498 /******************* Bit definition for FLASH_ACR register ******************/ 2499 #define FLASH_ACR_LATENCY_Pos (0U) 2500 #define FLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ 2501 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY bit (Latency) */ 2502 #define FLASH_ACR_PRFTEN_Pos (1U) 2503 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000002 */ 2504 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch Buffer Enable */ 2505 #define FLASH_ACR_SLEEP_PD_Pos (3U) 2506 #define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00000008 */ 2507 #define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash mode during sleep mode */ 2508 #define FLASH_ACR_RUN_PD_Pos (4U) 2509 #define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) /*!< 0x00000010 */ 2510 #define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash mode during RUN mode */ 2511 #define FLASH_ACR_DISAB_BUF_Pos (5U) 2512 #define FLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos) /*!< 0x00000020 */ 2513 #define FLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk /*!< Disable Buffer */ 2514 #define FLASH_ACR_PRE_READ_Pos (6U) 2515 #define FLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos) /*!< 0x00000040 */ 2516 #define FLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk /*!< Pre-read data address */ 2517 2518 /******************* Bit definition for FLASH_PECR register ******************/ 2519 #define FLASH_PECR_PELOCK_Pos (0U) 2520 #define FLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos) /*!< 0x00000001 */ 2521 #define FLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk /*!< FLASH_PECR and Flash data Lock */ 2522 #define FLASH_PECR_PRGLOCK_Pos (1U) 2523 #define FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos) /*!< 0x00000002 */ 2524 #define FLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk /*!< Program matrix Lock */ 2525 #define FLASH_PECR_OPTLOCK_Pos (2U) 2526 #define FLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos) /*!< 0x00000004 */ 2527 #define FLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk /*!< Option byte matrix Lock */ 2528 #define FLASH_PECR_PROG_Pos (3U) 2529 #define FLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos) /*!< 0x00000008 */ 2530 #define FLASH_PECR_PROG FLASH_PECR_PROG_Msk /*!< Program matrix selection */ 2531 #define FLASH_PECR_DATA_Pos (4U) 2532 #define FLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos) /*!< 0x00000010 */ 2533 #define FLASH_PECR_DATA FLASH_PECR_DATA_Msk /*!< Data matrix selection */ 2534 #define FLASH_PECR_FIX_Pos (8U) 2535 #define FLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos) /*!< 0x00000100 */ 2536 #define FLASH_PECR_FIX FLASH_PECR_FIX_Msk /*!< Fixed Time Data write for Word/Half Word/Byte programming */ 2537 #define FLASH_PECR_ERASE_Pos (9U) 2538 #define FLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos) /*!< 0x00000200 */ 2539 #define FLASH_PECR_ERASE FLASH_PECR_ERASE_Msk /*!< Page erasing mode */ 2540 #define FLASH_PECR_FPRG_Pos (10U) 2541 #define FLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos) /*!< 0x00000400 */ 2542 #define FLASH_PECR_FPRG FLASH_PECR_FPRG_Msk /*!< Fast Page/Half Page programming mode */ 2543 #define FLASH_PECR_PARALLBANK_Pos (15U) 2544 #define FLASH_PECR_PARALLBANK_Msk (0x1UL << FLASH_PECR_PARALLBANK_Pos) /*!< 0x00008000 */ 2545 #define FLASH_PECR_PARALLBANK FLASH_PECR_PARALLBANK_Msk /*!< Parallel Bank mode */ 2546 #define FLASH_PECR_EOPIE_Pos (16U) 2547 #define FLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos) /*!< 0x00010000 */ 2548 #define FLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk /*!< End of programming interrupt */ 2549 #define FLASH_PECR_ERRIE_Pos (17U) 2550 #define FLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos) /*!< 0x00020000 */ 2551 #define FLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk /*!< Error interrupt */ 2552 #define FLASH_PECR_OBL_LAUNCH_Pos (18U) 2553 #define FLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos) /*!< 0x00040000 */ 2554 #define FLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk /*!< Launch the option byte loading */ 2555 #define FLASH_PECR_HALF_ARRAY_Pos (19U) 2556 #define FLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos) /*!< 0x00080000 */ 2557 #define FLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk /*!< Half array mode */ 2558 #define FLASH_PECR_NZDISABLE_Pos (22U) 2559 #define FLASH_PECR_NZDISABLE_Msk (0x1UL << FLASH_PECR_NZDISABLE_Pos) /*!< 0x00400000 */ 2560 #define FLASH_PECR_NZDISABLE FLASH_PECR_NZDISABLE_Msk /*!< Non-Zero check disable */ 2561 2562 /****************** Bit definition for FLASH_PDKEYR register ******************/ 2563 #define FLASH_PDKEYR_PDKEYR_Pos (0U) 2564 #define FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos) /*!< 0xFFFFFFFF */ 2565 #define FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2566 2567 /****************** Bit definition for FLASH_PEKEYR register ******************/ 2568 #define FLASH_PEKEYR_PEKEYR_Pos (0U) 2569 #define FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos) /*!< 0xFFFFFFFF */ 2570 #define FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2571 2572 /****************** Bit definition for FLASH_PRGKEYR register ******************/ 2573 #define FLASH_PRGKEYR_PRGKEYR_Pos (0U) 2574 #define FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos) /*!< 0xFFFFFFFF */ 2575 #define FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk /*!< Program matrix Key */ 2576 2577 /****************** Bit definition for FLASH_OPTKEYR register ******************/ 2578 #define FLASH_OPTKEYR_OPTKEYR_Pos (0U) 2579 #define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */ 2580 #define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option bytes matrix Key */ 2581 2582 /****************** Bit definition for FLASH_SR register *******************/ 2583 #define FLASH_SR_BSY_Pos (0U) 2584 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */ 2585 #define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */ 2586 #define FLASH_SR_EOP_Pos (1U) 2587 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000002 */ 2588 #define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End Of Programming*/ 2589 #define FLASH_SR_HVOFF_Pos (2U) 2590 #define FLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos) /*!< 0x00000004 */ 2591 #define FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk /*!< End of high voltage */ 2592 #define FLASH_SR_READY_Pos (3U) 2593 #define FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos) /*!< 0x00000008 */ 2594 #define FLASH_SR_READY FLASH_SR_READY_Msk /*!< Flash ready after low power mode */ 2595 2596 #define FLASH_SR_WRPERR_Pos (8U) 2597 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000100 */ 2598 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ 2599 #define FLASH_SR_PGAERR_Pos (9U) 2600 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000200 */ 2601 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming Alignment Error */ 2602 #define FLASH_SR_SIZERR_Pos (10U) 2603 #define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000400 */ 2604 #define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ 2605 #define FLASH_SR_OPTVERR_Pos (11U) 2606 #define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00000800 */ 2607 #define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option Valid error */ 2608 #define FLASH_SR_RDERR_Pos (13U) 2609 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00002000 */ 2610 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< Read protected error */ 2611 #define FLASH_SR_NOTZEROERR_Pos (16U) 2612 #define FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos) /*!< 0x00010000 */ 2613 #define FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk /*!< Not Zero error */ 2614 #define FLASH_SR_FWWERR_Pos (17U) 2615 #define FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos) /*!< 0x00020000 */ 2616 #define FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk /*!< Write/Errase operation aborted */ 2617 2618 /* Legacy defines */ 2619 #define FLASH_SR_FWWER FLASH_SR_FWWERR 2620 #define FLASH_SR_ENHV FLASH_SR_HVOFF 2621 #define FLASH_SR_ENDHV FLASH_SR_HVOFF 2622 2623 /****************** Bit definition for FLASH_OPTR register *******************/ 2624 #define FLASH_OPTR_RDPROT_Pos (0U) 2625 #define FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos) /*!< 0x000000FF */ 2626 #define FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk /*!< Read Protection */ 2627 #define FLASH_OPTR_WPRMOD_Pos (8U) 2628 #define FLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos) /*!< 0x00000100 */ 2629 #define FLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk /*!< Selection of protection mode of WPR bits */ 2630 #define FLASH_OPTR_BOR_LEV_Pos (16U) 2631 #define FLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x000F0000 */ 2632 #define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR_LEV[3:0] Brown Out Reset Threshold Level*/ 2633 #define FLASH_OPTR_IWDG_SW_Pos (20U) 2634 #define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00100000 */ 2635 #define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< IWDG_SW */ 2636 #define FLASH_OPTR_nRST_STOP_Pos (21U) 2637 #define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00200000 */ 2638 #define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< nRST_STOP */ 2639 #define FLASH_OPTR_nRST_STDBY_Pos (22U) 2640 #define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00400000 */ 2641 #define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< nRST_STDBY */ 2642 #define FLASH_OPTR_BFB2_Pos (23U) 2643 #define FLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos) /*!< 0x00800000 */ 2644 #define FLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk /*!< BFB2 */ 2645 #define FLASH_OPTR_USER_Pos (20U) 2646 #define FLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos) /*!< 0x00700000 */ 2647 #define FLASH_OPTR_USER FLASH_OPTR_USER_Msk /*!< User Option Bytes */ 2648 #define FLASH_OPTR_BOOT1_Pos (31U) 2649 #define FLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos) /*!< 0x80000000 */ 2650 #define FLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk /*!< BOOT1 */ 2651 2652 /****************** Bit definition for FLASH_WRPR register ******************/ 2653 #define FLASH_WRPR_WRP_Pos (0U) 2654 #define FLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0x0000FFFF */ 2655 #define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protection bits */ 2656 2657 /******************************************************************************/ 2658 /* */ 2659 /* General Purpose IOs (GPIO) */ 2660 /* */ 2661 /******************************************************************************/ 2662 /******************* Bit definition for GPIO_MODER register *****************/ 2663 #define GPIO_MODER_MODE0_Pos (0U) 2664 #define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ 2665 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk 2666 #define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ 2667 #define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ 2668 #define GPIO_MODER_MODE1_Pos (2U) 2669 #define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ 2670 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk 2671 #define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ 2672 #define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ 2673 #define GPIO_MODER_MODE2_Pos (4U) 2674 #define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ 2675 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk 2676 #define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ 2677 #define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ 2678 #define GPIO_MODER_MODE3_Pos (6U) 2679 #define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ 2680 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk 2681 #define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ 2682 #define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ 2683 #define GPIO_MODER_MODE4_Pos (8U) 2684 #define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ 2685 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk 2686 #define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ 2687 #define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ 2688 #define GPIO_MODER_MODE5_Pos (10U) 2689 #define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ 2690 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk 2691 #define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ 2692 #define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ 2693 #define GPIO_MODER_MODE6_Pos (12U) 2694 #define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ 2695 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk 2696 #define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ 2697 #define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ 2698 #define GPIO_MODER_MODE7_Pos (14U) 2699 #define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ 2700 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk 2701 #define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ 2702 #define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ 2703 #define GPIO_MODER_MODE8_Pos (16U) 2704 #define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ 2705 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk 2706 #define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ 2707 #define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ 2708 #define GPIO_MODER_MODE9_Pos (18U) 2709 #define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ 2710 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk 2711 #define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ 2712 #define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ 2713 #define GPIO_MODER_MODE10_Pos (20U) 2714 #define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ 2715 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk 2716 #define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ 2717 #define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ 2718 #define GPIO_MODER_MODE11_Pos (22U) 2719 #define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ 2720 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk 2721 #define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ 2722 #define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ 2723 #define GPIO_MODER_MODE12_Pos (24U) 2724 #define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ 2725 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk 2726 #define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ 2727 #define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ 2728 #define GPIO_MODER_MODE13_Pos (26U) 2729 #define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ 2730 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk 2731 #define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ 2732 #define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ 2733 #define GPIO_MODER_MODE14_Pos (28U) 2734 #define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ 2735 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk 2736 #define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ 2737 #define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ 2738 #define GPIO_MODER_MODE15_Pos (30U) 2739 #define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ 2740 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk 2741 #define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ 2742 #define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ 2743 2744 /****************** Bit definition for GPIO_OTYPER register *****************/ 2745 #define GPIO_OTYPER_OT_0 (0x00000001U) 2746 #define GPIO_OTYPER_OT_1 (0x00000002U) 2747 #define GPIO_OTYPER_OT_2 (0x00000004U) 2748 #define GPIO_OTYPER_OT_3 (0x00000008U) 2749 #define GPIO_OTYPER_OT_4 (0x00000010U) 2750 #define GPIO_OTYPER_OT_5 (0x00000020U) 2751 #define GPIO_OTYPER_OT_6 (0x00000040U) 2752 #define GPIO_OTYPER_OT_7 (0x00000080U) 2753 #define GPIO_OTYPER_OT_8 (0x00000100U) 2754 #define GPIO_OTYPER_OT_9 (0x00000200U) 2755 #define GPIO_OTYPER_OT_10 (0x00000400U) 2756 #define GPIO_OTYPER_OT_11 (0x00000800U) 2757 #define GPIO_OTYPER_OT_12 (0x00001000U) 2758 #define GPIO_OTYPER_OT_13 (0x00002000U) 2759 #define GPIO_OTYPER_OT_14 (0x00004000U) 2760 #define GPIO_OTYPER_OT_15 (0x00008000U) 2761 2762 /**************** Bit definition for GPIO_OSPEEDR register ******************/ 2763 #define GPIO_OSPEEDER_OSPEED0_Pos (0U) 2764 #define GPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000003 */ 2765 #define GPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk 2766 #define GPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000001 */ 2767 #define GPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000002 */ 2768 #define GPIO_OSPEEDER_OSPEED1_Pos (2U) 2769 #define GPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x0000000C */ 2770 #define GPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk 2771 #define GPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000004 */ 2772 #define GPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000008 */ 2773 #define GPIO_OSPEEDER_OSPEED2_Pos (4U) 2774 #define GPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000030 */ 2775 #define GPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk 2776 #define GPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000010 */ 2777 #define GPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000020 */ 2778 #define GPIO_OSPEEDER_OSPEED3_Pos (6U) 2779 #define GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x000000C0 */ 2780 #define GPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk 2781 #define GPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000040 */ 2782 #define GPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000080 */ 2783 #define GPIO_OSPEEDER_OSPEED4_Pos (8U) 2784 #define GPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000300 */ 2785 #define GPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk 2786 #define GPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000100 */ 2787 #define GPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000200 */ 2788 #define GPIO_OSPEEDER_OSPEED5_Pos (10U) 2789 #define GPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000C00 */ 2790 #define GPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk 2791 #define GPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000400 */ 2792 #define GPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000800 */ 2793 #define GPIO_OSPEEDER_OSPEED6_Pos (12U) 2794 #define GPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00003000 */ 2795 #define GPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk 2796 #define GPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00001000 */ 2797 #define GPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00002000 */ 2798 #define GPIO_OSPEEDER_OSPEED7_Pos (14U) 2799 #define GPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x0000C000 */ 2800 #define GPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk 2801 #define GPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00004000 */ 2802 #define GPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00008000 */ 2803 #define GPIO_OSPEEDER_OSPEED8_Pos (16U) 2804 #define GPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00030000 */ 2805 #define GPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk 2806 #define GPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00010000 */ 2807 #define GPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00020000 */ 2808 #define GPIO_OSPEEDER_OSPEED9_Pos (18U) 2809 #define GPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x000C0000 */ 2810 #define GPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk 2811 #define GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00040000 */ 2812 #define GPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00080000 */ 2813 #define GPIO_OSPEEDER_OSPEED10_Pos (20U) 2814 #define GPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00300000 */ 2815 #define GPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk 2816 #define GPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00100000 */ 2817 #define GPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00200000 */ 2818 #define GPIO_OSPEEDER_OSPEED11_Pos (22U) 2819 #define GPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00C00000 */ 2820 #define GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk 2821 #define GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00400000 */ 2822 #define GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00800000 */ 2823 #define GPIO_OSPEEDER_OSPEED12_Pos (24U) 2824 #define GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x03000000 */ 2825 #define GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk 2826 #define GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x01000000 */ 2827 #define GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x02000000 */ 2828 #define GPIO_OSPEEDER_OSPEED13_Pos (26U) 2829 #define GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x0C000000 */ 2830 #define GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk 2831 #define GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x04000000 */ 2832 #define GPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x08000000 */ 2833 #define GPIO_OSPEEDER_OSPEED14_Pos (28U) 2834 #define GPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x30000000 */ 2835 #define GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk 2836 #define GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x10000000 */ 2837 #define GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x20000000 */ 2838 #define GPIO_OSPEEDER_OSPEED15_Pos (30U) 2839 #define GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0xC0000000 */ 2840 #define GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk 2841 #define GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x40000000 */ 2842 #define GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x80000000 */ 2843 2844 /******************* Bit definition for GPIO_PUPDR register ******************/ 2845 #define GPIO_PUPDR_PUPD0_Pos (0U) 2846 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ 2847 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk 2848 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ 2849 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ 2850 #define GPIO_PUPDR_PUPD1_Pos (2U) 2851 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ 2852 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk 2853 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ 2854 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ 2855 #define GPIO_PUPDR_PUPD2_Pos (4U) 2856 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ 2857 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk 2858 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ 2859 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ 2860 #define GPIO_PUPDR_PUPD3_Pos (6U) 2861 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ 2862 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk 2863 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ 2864 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ 2865 #define GPIO_PUPDR_PUPD4_Pos (8U) 2866 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ 2867 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk 2868 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ 2869 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ 2870 #define GPIO_PUPDR_PUPD5_Pos (10U) 2871 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ 2872 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk 2873 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ 2874 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ 2875 #define GPIO_PUPDR_PUPD6_Pos (12U) 2876 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ 2877 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk 2878 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ 2879 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ 2880 #define GPIO_PUPDR_PUPD7_Pos (14U) 2881 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ 2882 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk 2883 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ 2884 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ 2885 #define GPIO_PUPDR_PUPD8_Pos (16U) 2886 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ 2887 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk 2888 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ 2889 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ 2890 #define GPIO_PUPDR_PUPD9_Pos (18U) 2891 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ 2892 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk 2893 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ 2894 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ 2895 #define GPIO_PUPDR_PUPD10_Pos (20U) 2896 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ 2897 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk 2898 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ 2899 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ 2900 #define GPIO_PUPDR_PUPD11_Pos (22U) 2901 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ 2902 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk 2903 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ 2904 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ 2905 #define GPIO_PUPDR_PUPD12_Pos (24U) 2906 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ 2907 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk 2908 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ 2909 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ 2910 #define GPIO_PUPDR_PUPD13_Pos (26U) 2911 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ 2912 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk 2913 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ 2914 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ 2915 #define GPIO_PUPDR_PUPD14_Pos (28U) 2916 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ 2917 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk 2918 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ 2919 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ 2920 #define GPIO_PUPDR_PUPD15_Pos (30U) 2921 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ 2922 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk 2923 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ 2924 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ 2925 2926 /******************* Bit definition for GPIO_IDR register *******************/ 2927 #define GPIO_IDR_ID0_Pos (0U) 2928 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ 2929 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk 2930 #define GPIO_IDR_ID1_Pos (1U) 2931 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ 2932 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk 2933 #define GPIO_IDR_ID2_Pos (2U) 2934 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ 2935 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk 2936 #define GPIO_IDR_ID3_Pos (3U) 2937 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ 2938 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk 2939 #define GPIO_IDR_ID4_Pos (4U) 2940 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ 2941 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk 2942 #define GPIO_IDR_ID5_Pos (5U) 2943 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ 2944 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk 2945 #define GPIO_IDR_ID6_Pos (6U) 2946 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ 2947 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk 2948 #define GPIO_IDR_ID7_Pos (7U) 2949 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ 2950 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk 2951 #define GPIO_IDR_ID8_Pos (8U) 2952 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ 2953 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk 2954 #define GPIO_IDR_ID9_Pos (9U) 2955 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ 2956 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk 2957 #define GPIO_IDR_ID10_Pos (10U) 2958 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ 2959 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk 2960 #define GPIO_IDR_ID11_Pos (11U) 2961 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ 2962 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk 2963 #define GPIO_IDR_ID12_Pos (12U) 2964 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ 2965 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk 2966 #define GPIO_IDR_ID13_Pos (13U) 2967 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ 2968 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk 2969 #define GPIO_IDR_ID14_Pos (14U) 2970 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ 2971 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk 2972 #define GPIO_IDR_ID15_Pos (15U) 2973 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ 2974 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk 2975 2976 /****************** Bit definition for GPIO_ODR register ********************/ 2977 #define GPIO_ODR_OD0_Pos (0U) 2978 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ 2979 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk 2980 #define GPIO_ODR_OD1_Pos (1U) 2981 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ 2982 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk 2983 #define GPIO_ODR_OD2_Pos (2U) 2984 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ 2985 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk 2986 #define GPIO_ODR_OD3_Pos (3U) 2987 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ 2988 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk 2989 #define GPIO_ODR_OD4_Pos (4U) 2990 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ 2991 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk 2992 #define GPIO_ODR_OD5_Pos (5U) 2993 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ 2994 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk 2995 #define GPIO_ODR_OD6_Pos (6U) 2996 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ 2997 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk 2998 #define GPIO_ODR_OD7_Pos (7U) 2999 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ 3000 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk 3001 #define GPIO_ODR_OD8_Pos (8U) 3002 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ 3003 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk 3004 #define GPIO_ODR_OD9_Pos (9U) 3005 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ 3006 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk 3007 #define GPIO_ODR_OD10_Pos (10U) 3008 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ 3009 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk 3010 #define GPIO_ODR_OD11_Pos (11U) 3011 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ 3012 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk 3013 #define GPIO_ODR_OD12_Pos (12U) 3014 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ 3015 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk 3016 #define GPIO_ODR_OD13_Pos (13U) 3017 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ 3018 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk 3019 #define GPIO_ODR_OD14_Pos (14U) 3020 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ 3021 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk 3022 #define GPIO_ODR_OD15_Pos (15U) 3023 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ 3024 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk 3025 3026 /****************** Bit definition for GPIO_BSRR register ********************/ 3027 #define GPIO_BSRR_BS_0 (0x00000001U) 3028 #define GPIO_BSRR_BS_1 (0x00000002U) 3029 #define GPIO_BSRR_BS_2 (0x00000004U) 3030 #define GPIO_BSRR_BS_3 (0x00000008U) 3031 #define GPIO_BSRR_BS_4 (0x00000010U) 3032 #define GPIO_BSRR_BS_5 (0x00000020U) 3033 #define GPIO_BSRR_BS_6 (0x00000040U) 3034 #define GPIO_BSRR_BS_7 (0x00000080U) 3035 #define GPIO_BSRR_BS_8 (0x00000100U) 3036 #define GPIO_BSRR_BS_9 (0x00000200U) 3037 #define GPIO_BSRR_BS_10 (0x00000400U) 3038 #define GPIO_BSRR_BS_11 (0x00000800U) 3039 #define GPIO_BSRR_BS_12 (0x00001000U) 3040 #define GPIO_BSRR_BS_13 (0x00002000U) 3041 #define GPIO_BSRR_BS_14 (0x00004000U) 3042 #define GPIO_BSRR_BS_15 (0x00008000U) 3043 #define GPIO_BSRR_BR_0 (0x00010000U) 3044 #define GPIO_BSRR_BR_1 (0x00020000U) 3045 #define GPIO_BSRR_BR_2 (0x00040000U) 3046 #define GPIO_BSRR_BR_3 (0x00080000U) 3047 #define GPIO_BSRR_BR_4 (0x00100000U) 3048 #define GPIO_BSRR_BR_5 (0x00200000U) 3049 #define GPIO_BSRR_BR_6 (0x00400000U) 3050 #define GPIO_BSRR_BR_7 (0x00800000U) 3051 #define GPIO_BSRR_BR_8 (0x01000000U) 3052 #define GPIO_BSRR_BR_9 (0x02000000U) 3053 #define GPIO_BSRR_BR_10 (0x04000000U) 3054 #define GPIO_BSRR_BR_11 (0x08000000U) 3055 #define GPIO_BSRR_BR_12 (0x10000000U) 3056 #define GPIO_BSRR_BR_13 (0x20000000U) 3057 #define GPIO_BSRR_BR_14 (0x40000000U) 3058 #define GPIO_BSRR_BR_15 (0x80000000U) 3059 3060 /****************** Bit definition for GPIO_LCKR register ********************/ 3061 #define GPIO_LCKR_LCK0_Pos (0U) 3062 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ 3063 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk 3064 #define GPIO_LCKR_LCK1_Pos (1U) 3065 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ 3066 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk 3067 #define GPIO_LCKR_LCK2_Pos (2U) 3068 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ 3069 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk 3070 #define GPIO_LCKR_LCK3_Pos (3U) 3071 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ 3072 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk 3073 #define GPIO_LCKR_LCK4_Pos (4U) 3074 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ 3075 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk 3076 #define GPIO_LCKR_LCK5_Pos (5U) 3077 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ 3078 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk 3079 #define GPIO_LCKR_LCK6_Pos (6U) 3080 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ 3081 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk 3082 #define GPIO_LCKR_LCK7_Pos (7U) 3083 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ 3084 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk 3085 #define GPIO_LCKR_LCK8_Pos (8U) 3086 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ 3087 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk 3088 #define GPIO_LCKR_LCK9_Pos (9U) 3089 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ 3090 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk 3091 #define GPIO_LCKR_LCK10_Pos (10U) 3092 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ 3093 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk 3094 #define GPIO_LCKR_LCK11_Pos (11U) 3095 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ 3096 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk 3097 #define GPIO_LCKR_LCK12_Pos (12U) 3098 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ 3099 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk 3100 #define GPIO_LCKR_LCK13_Pos (13U) 3101 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ 3102 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk 3103 #define GPIO_LCKR_LCK14_Pos (14U) 3104 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ 3105 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk 3106 #define GPIO_LCKR_LCK15_Pos (15U) 3107 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ 3108 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk 3109 #define GPIO_LCKR_LCKK_Pos (16U) 3110 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ 3111 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk 3112 3113 /****************** Bit definition for GPIO_AFRL register ********************/ 3114 #define GPIO_AFRL_AFSEL0_Pos (0U) 3115 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ 3116 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk 3117 #define GPIO_AFRL_AFSEL1_Pos (4U) 3118 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ 3119 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk 3120 #define GPIO_AFRL_AFSEL2_Pos (8U) 3121 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ 3122 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk 3123 #define GPIO_AFRL_AFSEL3_Pos (12U) 3124 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ 3125 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk 3126 #define GPIO_AFRL_AFSEL4_Pos (16U) 3127 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ 3128 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk 3129 #define GPIO_AFRL_AFSEL5_Pos (20U) 3130 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ 3131 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk 3132 #define GPIO_AFRL_AFSEL6_Pos (24U) 3133 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ 3134 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk 3135 #define GPIO_AFRL_AFSEL7_Pos (28U) 3136 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ 3137 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk 3138 3139 /****************** Bit definition for GPIO_AFRH register ********************/ 3140 #define GPIO_AFRH_AFSEL8_Pos (0U) 3141 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ 3142 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk 3143 #define GPIO_AFRH_AFSEL9_Pos (4U) 3144 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ 3145 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk 3146 #define GPIO_AFRH_AFSEL10_Pos (8U) 3147 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ 3148 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk 3149 #define GPIO_AFRH_AFSEL11_Pos (12U) 3150 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ 3151 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk 3152 #define GPIO_AFRH_AFSEL12_Pos (16U) 3153 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ 3154 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk 3155 #define GPIO_AFRH_AFSEL13_Pos (20U) 3156 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ 3157 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk 3158 #define GPIO_AFRH_AFSEL14_Pos (24U) 3159 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ 3160 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk 3161 #define GPIO_AFRH_AFSEL15_Pos (28U) 3162 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ 3163 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk 3164 3165 /****************** Bit definition for GPIO_BRR register *********************/ 3166 #define GPIO_BRR_BR_0 (0x00000001U) 3167 #define GPIO_BRR_BR_1 (0x00000002U) 3168 #define GPIO_BRR_BR_2 (0x00000004U) 3169 #define GPIO_BRR_BR_3 (0x00000008U) 3170 #define GPIO_BRR_BR_4 (0x00000010U) 3171 #define GPIO_BRR_BR_5 (0x00000020U) 3172 #define GPIO_BRR_BR_6 (0x00000040U) 3173 #define GPIO_BRR_BR_7 (0x00000080U) 3174 #define GPIO_BRR_BR_8 (0x00000100U) 3175 #define GPIO_BRR_BR_9 (0x00000200U) 3176 #define GPIO_BRR_BR_10 (0x00000400U) 3177 #define GPIO_BRR_BR_11 (0x00000800U) 3178 #define GPIO_BRR_BR_12 (0x00001000U) 3179 #define GPIO_BRR_BR_13 (0x00002000U) 3180 #define GPIO_BRR_BR_14 (0x00004000U) 3181 #define GPIO_BRR_BR_15 (0x00008000U) 3182 3183 /******************************************************************************/ 3184 /* */ 3185 /* Inter-integrated Circuit Interface (I2C) */ 3186 /* */ 3187 /******************************************************************************/ 3188 3189 /******************* Bit definition for I2C_CR1 register *******************/ 3190 #define I2C_CR1_PE_Pos (0U) 3191 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ 3192 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ 3193 #define I2C_CR1_TXIE_Pos (1U) 3194 #define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ 3195 #define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ 3196 #define I2C_CR1_RXIE_Pos (2U) 3197 #define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ 3198 #define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ 3199 #define I2C_CR1_ADDRIE_Pos (3U) 3200 #define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ 3201 #define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ 3202 #define I2C_CR1_NACKIE_Pos (4U) 3203 #define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ 3204 #define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ 3205 #define I2C_CR1_STOPIE_Pos (5U) 3206 #define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ 3207 #define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ 3208 #define I2C_CR1_TCIE_Pos (6U) 3209 #define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ 3210 #define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ 3211 #define I2C_CR1_ERRIE_Pos (7U) 3212 #define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ 3213 #define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ 3214 #define I2C_CR1_DNF_Pos (8U) 3215 #define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ 3216 #define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ 3217 #define I2C_CR1_ANFOFF_Pos (12U) 3218 #define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ 3219 #define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ 3220 #define I2C_CR1_TXDMAEN_Pos (14U) 3221 #define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ 3222 #define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ 3223 #define I2C_CR1_RXDMAEN_Pos (15U) 3224 #define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ 3225 #define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ 3226 #define I2C_CR1_SBC_Pos (16U) 3227 #define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ 3228 #define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ 3229 #define I2C_CR1_NOSTRETCH_Pos (17U) 3230 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ 3231 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ 3232 #define I2C_CR1_WUPEN_Pos (18U) 3233 #define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ 3234 #define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ 3235 #define I2C_CR1_GCEN_Pos (19U) 3236 #define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ 3237 #define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ 3238 #define I2C_CR1_SMBHEN_Pos (20U) 3239 #define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ 3240 #define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ 3241 #define I2C_CR1_SMBDEN_Pos (21U) 3242 #define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ 3243 #define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ 3244 #define I2C_CR1_ALERTEN_Pos (22U) 3245 #define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ 3246 #define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ 3247 #define I2C_CR1_PECEN_Pos (23U) 3248 #define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ 3249 #define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ 3250 3251 /****************** Bit definition for I2C_CR2 register ********************/ 3252 #define I2C_CR2_SADD_Pos (0U) 3253 #define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ 3254 #define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ 3255 #define I2C_CR2_RD_WRN_Pos (10U) 3256 #define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ 3257 #define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ 3258 #define I2C_CR2_ADD10_Pos (11U) 3259 #define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ 3260 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ 3261 #define I2C_CR2_HEAD10R_Pos (12U) 3262 #define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ 3263 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ 3264 #define I2C_CR2_START_Pos (13U) 3265 #define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ 3266 #define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ 3267 #define I2C_CR2_STOP_Pos (14U) 3268 #define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ 3269 #define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ 3270 #define I2C_CR2_NACK_Pos (15U) 3271 #define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ 3272 #define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ 3273 #define I2C_CR2_NBYTES_Pos (16U) 3274 #define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ 3275 #define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ 3276 #define I2C_CR2_RELOAD_Pos (24U) 3277 #define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ 3278 #define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ 3279 #define I2C_CR2_AUTOEND_Pos (25U) 3280 #define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ 3281 #define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ 3282 #define I2C_CR2_PECBYTE_Pos (26U) 3283 #define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ 3284 #define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ 3285 3286 /******************* Bit definition for I2C_OAR1 register ******************/ 3287 #define I2C_OAR1_OA1_Pos (0U) 3288 #define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ 3289 #define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ 3290 #define I2C_OAR1_OA1MODE_Pos (10U) 3291 #define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ 3292 #define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ 3293 #define I2C_OAR1_OA1EN_Pos (15U) 3294 #define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ 3295 #define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ 3296 3297 /******************* Bit definition for I2C_OAR2 register ******************/ 3298 #define I2C_OAR2_OA2_Pos (1U) 3299 #define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ 3300 #define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ 3301 #define I2C_OAR2_OA2MSK_Pos (8U) 3302 #define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ 3303 #define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ 3304 #define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */ 3305 #define I2C_OAR2_OA2MASK01_Pos (8U) 3306 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ 3307 #define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ 3308 #define I2C_OAR2_OA2MASK02_Pos (9U) 3309 #define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ 3310 #define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ 3311 #define I2C_OAR2_OA2MASK03_Pos (8U) 3312 #define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ 3313 #define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ 3314 #define I2C_OAR2_OA2MASK04_Pos (10U) 3315 #define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ 3316 #define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ 3317 #define I2C_OAR2_OA2MASK05_Pos (8U) 3318 #define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ 3319 #define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ 3320 #define I2C_OAR2_OA2MASK06_Pos (9U) 3321 #define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ 3322 #define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ 3323 #define I2C_OAR2_OA2MASK07_Pos (8U) 3324 #define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ 3325 #define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ 3326 #define I2C_OAR2_OA2EN_Pos (15U) 3327 #define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ 3328 #define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ 3329 3330 /******************* Bit definition for I2C_TIMINGR register *******************/ 3331 #define I2C_TIMINGR_SCLL_Pos (0U) 3332 #define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ 3333 #define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ 3334 #define I2C_TIMINGR_SCLH_Pos (8U) 3335 #define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ 3336 #define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ 3337 #define I2C_TIMINGR_SDADEL_Pos (16U) 3338 #define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ 3339 #define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ 3340 #define I2C_TIMINGR_SCLDEL_Pos (20U) 3341 #define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ 3342 #define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ 3343 #define I2C_TIMINGR_PRESC_Pos (28U) 3344 #define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ 3345 #define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ 3346 3347 /******************* Bit definition for I2C_TIMEOUTR register *******************/ 3348 #define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) 3349 #define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ 3350 #define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ 3351 #define I2C_TIMEOUTR_TIDLE_Pos (12U) 3352 #define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ 3353 #define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ 3354 #define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) 3355 #define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ 3356 #define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ 3357 #define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) 3358 #define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ 3359 #define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ 3360 #define I2C_TIMEOUTR_TEXTEN_Pos (31U) 3361 #define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ 3362 #define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ 3363 3364 /****************** Bit definition for I2C_ISR register *********************/ 3365 #define I2C_ISR_TXE_Pos (0U) 3366 #define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ 3367 #define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ 3368 #define I2C_ISR_TXIS_Pos (1U) 3369 #define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ 3370 #define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ 3371 #define I2C_ISR_RXNE_Pos (2U) 3372 #define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ 3373 #define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ 3374 #define I2C_ISR_ADDR_Pos (3U) 3375 #define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ 3376 #define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ 3377 #define I2C_ISR_NACKF_Pos (4U) 3378 #define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ 3379 #define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ 3380 #define I2C_ISR_STOPF_Pos (5U) 3381 #define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ 3382 #define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ 3383 #define I2C_ISR_TC_Pos (6U) 3384 #define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ 3385 #define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ 3386 #define I2C_ISR_TCR_Pos (7U) 3387 #define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ 3388 #define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ 3389 #define I2C_ISR_BERR_Pos (8U) 3390 #define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ 3391 #define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ 3392 #define I2C_ISR_ARLO_Pos (9U) 3393 #define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ 3394 #define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ 3395 #define I2C_ISR_OVR_Pos (10U) 3396 #define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ 3397 #define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ 3398 #define I2C_ISR_PECERR_Pos (11U) 3399 #define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ 3400 #define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ 3401 #define I2C_ISR_TIMEOUT_Pos (12U) 3402 #define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ 3403 #define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ 3404 #define I2C_ISR_ALERT_Pos (13U) 3405 #define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ 3406 #define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ 3407 #define I2C_ISR_BUSY_Pos (15U) 3408 #define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ 3409 #define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ 3410 #define I2C_ISR_DIR_Pos (16U) 3411 #define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ 3412 #define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ 3413 #define I2C_ISR_ADDCODE_Pos (17U) 3414 #define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ 3415 #define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ 3416 3417 /****************** Bit definition for I2C_ICR register *********************/ 3418 #define I2C_ICR_ADDRCF_Pos (3U) 3419 #define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ 3420 #define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ 3421 #define I2C_ICR_NACKCF_Pos (4U) 3422 #define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ 3423 #define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ 3424 #define I2C_ICR_STOPCF_Pos (5U) 3425 #define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ 3426 #define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ 3427 #define I2C_ICR_BERRCF_Pos (8U) 3428 #define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ 3429 #define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ 3430 #define I2C_ICR_ARLOCF_Pos (9U) 3431 #define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ 3432 #define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ 3433 #define I2C_ICR_OVRCF_Pos (10U) 3434 #define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ 3435 #define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ 3436 #define I2C_ICR_PECCF_Pos (11U) 3437 #define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ 3438 #define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ 3439 #define I2C_ICR_TIMOUTCF_Pos (12U) 3440 #define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ 3441 #define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ 3442 #define I2C_ICR_ALERTCF_Pos (13U) 3443 #define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ 3444 #define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ 3445 3446 /****************** Bit definition for I2C_PECR register *********************/ 3447 #define I2C_PECR_PEC_Pos (0U) 3448 #define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ 3449 #define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ 3450 3451 /****************** Bit definition for I2C_RXDR register *********************/ 3452 #define I2C_RXDR_RXDATA_Pos (0U) 3453 #define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ 3454 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ 3455 3456 /****************** Bit definition for I2C_TXDR register *********************/ 3457 #define I2C_TXDR_TXDATA_Pos (0U) 3458 #define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ 3459 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ 3460 3461 /******************************************************************************/ 3462 /* */ 3463 /* Independent WATCHDOG (IWDG) */ 3464 /* */ 3465 /******************************************************************************/ 3466 /******************* Bit definition for IWDG_KR register ********************/ 3467 #define IWDG_KR_KEY_Pos (0U) 3468 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ 3469 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */ 3470 3471 /******************* Bit definition for IWDG_PR register ********************/ 3472 #define IWDG_PR_PR_Pos (0U) 3473 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ 3474 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */ 3475 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */ 3476 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */ 3477 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */ 3478 3479 /******************* Bit definition for IWDG_RLR register *******************/ 3480 #define IWDG_RLR_RL_Pos (0U) 3481 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ 3482 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */ 3483 3484 /******************* Bit definition for IWDG_SR register ********************/ 3485 #define IWDG_SR_PVU_Pos (0U) 3486 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ 3487 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */ 3488 #define IWDG_SR_RVU_Pos (1U) 3489 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ 3490 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */ 3491 #define IWDG_SR_WVU_Pos (2U) 3492 #define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) /*!< 0x00000004 */ 3493 #define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */ 3494 3495 /******************* Bit definition for IWDG_KR register ********************/ 3496 #define IWDG_WINR_WIN_Pos (0U) 3497 #define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */ 3498 #define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */ 3499 3500 /******************************************************************************/ 3501 /* */ 3502 /* Low Power Timer (LPTTIM) */ 3503 /* */ 3504 /******************************************************************************/ 3505 /****************** Bit definition for LPTIM_ISR register *******************/ 3506 #define LPTIM_ISR_CMPM_Pos (0U) 3507 #define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */ 3508 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */ 3509 #define LPTIM_ISR_ARRM_Pos (1U) 3510 #define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */ 3511 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */ 3512 #define LPTIM_ISR_EXTTRIG_Pos (2U) 3513 #define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */ 3514 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */ 3515 #define LPTIM_ISR_CMPOK_Pos (3U) 3516 #define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */ 3517 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */ 3518 #define LPTIM_ISR_ARROK_Pos (4U) 3519 #define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */ 3520 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */ 3521 #define LPTIM_ISR_UP_Pos (5U) 3522 #define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */ 3523 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */ 3524 #define LPTIM_ISR_DOWN_Pos (6U) 3525 #define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */ 3526 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */ 3527 3528 /****************** Bit definition for LPTIM_ICR register *******************/ 3529 #define LPTIM_ICR_CMPMCF_Pos (0U) 3530 #define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */ 3531 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */ 3532 #define LPTIM_ICR_ARRMCF_Pos (1U) 3533 #define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */ 3534 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */ 3535 #define LPTIM_ICR_EXTTRIGCF_Pos (2U) 3536 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */ 3537 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */ 3538 #define LPTIM_ICR_CMPOKCF_Pos (3U) 3539 #define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */ 3540 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */ 3541 #define LPTIM_ICR_ARROKCF_Pos (4U) 3542 #define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */ 3543 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */ 3544 #define LPTIM_ICR_UPCF_Pos (5U) 3545 #define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */ 3546 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */ 3547 #define LPTIM_ICR_DOWNCF_Pos (6U) 3548 #define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */ 3549 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */ 3550 3551 /****************** Bit definition for LPTIM_IER register ********************/ 3552 #define LPTIM_IER_CMPMIE_Pos (0U) 3553 #define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */ 3554 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */ 3555 #define LPTIM_IER_ARRMIE_Pos (1U) 3556 #define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */ 3557 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */ 3558 #define LPTIM_IER_EXTTRIGIE_Pos (2U) 3559 #define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */ 3560 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */ 3561 #define LPTIM_IER_CMPOKIE_Pos (3U) 3562 #define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */ 3563 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */ 3564 #define LPTIM_IER_ARROKIE_Pos (4U) 3565 #define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */ 3566 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */ 3567 #define LPTIM_IER_UPIE_Pos (5U) 3568 #define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */ 3569 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */ 3570 #define LPTIM_IER_DOWNIE_Pos (6U) 3571 #define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */ 3572 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */ 3573 3574 /****************** Bit definition for LPTIM_CFGR register *******************/ 3575 #define LPTIM_CFGR_CKSEL_Pos (0U) 3576 #define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */ 3577 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */ 3578 3579 #define LPTIM_CFGR_CKPOL_Pos (1U) 3580 #define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */ 3581 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */ 3582 #define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */ 3583 #define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */ 3584 3585 #define LPTIM_CFGR_CKFLT_Pos (3U) 3586 #define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */ 3587 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */ 3588 #define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */ 3589 #define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */ 3590 3591 #define LPTIM_CFGR_TRGFLT_Pos (6U) 3592 #define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */ 3593 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */ 3594 #define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */ 3595 #define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */ 3596 3597 #define LPTIM_CFGR_PRESC_Pos (9U) 3598 #define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */ 3599 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */ 3600 #define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */ 3601 #define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */ 3602 #define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */ 3603 3604 #define LPTIM_CFGR_TRIGSEL_Pos (13U) 3605 #define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */ 3606 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */ 3607 #define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */ 3608 #define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */ 3609 #define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */ 3610 3611 #define LPTIM_CFGR_TRIGEN_Pos (17U) 3612 #define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */ 3613 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */ 3614 #define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */ 3615 #define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */ 3616 3617 #define LPTIM_CFGR_TIMOUT_Pos (19U) 3618 #define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */ 3619 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */ 3620 #define LPTIM_CFGR_WAVE_Pos (20U) 3621 #define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */ 3622 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */ 3623 #define LPTIM_CFGR_WAVPOL_Pos (21U) 3624 #define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */ 3625 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */ 3626 #define LPTIM_CFGR_PRELOAD_Pos (22U) 3627 #define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */ 3628 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */ 3629 #define LPTIM_CFGR_COUNTMODE_Pos (23U) 3630 #define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */ 3631 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */ 3632 #define LPTIM_CFGR_ENC_Pos (24U) 3633 #define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */ 3634 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */ 3635 3636 /****************** Bit definition for LPTIM_CR register ********************/ 3637 #define LPTIM_CR_ENABLE_Pos (0U) 3638 #define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */ 3639 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */ 3640 #define LPTIM_CR_SNGSTRT_Pos (1U) 3641 #define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */ 3642 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */ 3643 #define LPTIM_CR_CNTSTRT_Pos (2U) 3644 #define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */ 3645 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */ 3646 3647 /****************** Bit definition for LPTIM_CMP register *******************/ 3648 #define LPTIM_CMP_CMP_Pos (0U) 3649 #define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */ 3650 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */ 3651 3652 /****************** Bit definition for LPTIM_ARR register *******************/ 3653 #define LPTIM_ARR_ARR_Pos (0U) 3654 #define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 3655 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */ 3656 3657 /****************** Bit definition for LPTIM_CNT register *******************/ 3658 #define LPTIM_CNT_CNT_Pos (0U) 3659 #define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 3660 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */ 3661 3662 /******************************************************************************/ 3663 /* */ 3664 /* MIFARE Firewall */ 3665 /* */ 3666 /******************************************************************************/ 3667 3668 /*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */ 3669 #define FW_CSSA_ADD_Pos (8U) 3670 #define FW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3671 #define FW_CSSA_ADD FW_CSSA_ADD_Msk /*!< Code Segment Start Address */ 3672 #define FW_CSL_LENG_Pos (8U) 3673 #define FW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos) /*!< 0x003FFF00 */ 3674 #define FW_CSL_LENG FW_CSL_LENG_Msk /*!< Code Segment Length */ 3675 #define FW_NVDSSA_ADD_Pos (8U) 3676 #define FW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3677 #define FW_NVDSSA_ADD FW_NVDSSA_ADD_Msk /*!< Non Volatile Dat Segment Start Address */ 3678 #define FW_NVDSL_LENG_Pos (8U) 3679 #define FW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos) /*!< 0x003FFF00 */ 3680 #define FW_NVDSL_LENG FW_NVDSL_LENG_Msk /*!< Non Volatile Data Segment Length */ 3681 #define FW_VDSSA_ADD_Pos (6U) 3682 #define FW_VDSSA_ADD_Msk (0x3FFUL << FW_VDSSA_ADD_Pos) /*!< 0x0000FFC0 */ 3683 #define FW_VDSSA_ADD FW_VDSSA_ADD_Msk /*!< Volatile Data Segment Start Address */ 3684 #define FW_VDSL_LENG_Pos (6U) 3685 #define FW_VDSL_LENG_Msk (0x3FFUL << FW_VDSL_LENG_Pos) /*!< 0x0000FFC0 */ 3686 #define FW_VDSL_LENG FW_VDSL_LENG_Msk /*!< Volatile Data Segment Length */ 3687 3688 /**************************Bit definition for CR register *********************/ 3689 #define FW_CR_FPA_Pos (0U) 3690 #define FW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos) /*!< 0x00000001 */ 3691 #define FW_CR_FPA FW_CR_FPA_Msk /*!< Firewall Pre Arm*/ 3692 #define FW_CR_VDS_Pos (1U) 3693 #define FW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos) /*!< 0x00000002 */ 3694 #define FW_CR_VDS FW_CR_VDS_Msk /*!< Volatile Data Sharing*/ 3695 #define FW_CR_VDE_Pos (2U) 3696 #define FW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos) /*!< 0x00000004 */ 3697 #define FW_CR_VDE FW_CR_VDE_Msk /*!< Volatile Data Execution*/ 3698 3699 /******************************************************************************/ 3700 /* */ 3701 /* Power Control (PWR) */ 3702 /* */ 3703 /******************************************************************************/ 3704 3705 #define PWR_PVD_SUPPORT /*!< PVD feature available on all devices: Power Voltage Detection feature */ 3706 3707 /******************** Bit definition for PWR_CR register ********************/ 3708 #define PWR_CR_LPSDSR_Pos (0U) 3709 #define PWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos) /*!< 0x00000001 */ 3710 #define PWR_CR_LPSDSR PWR_CR_LPSDSR_Msk /*!< Low-power deepsleep/sleep/low power run */ 3711 #define PWR_CR_PDDS_Pos (1U) 3712 #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ 3713 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ 3714 #define PWR_CR_CWUF_Pos (2U) 3715 #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ 3716 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ 3717 #define PWR_CR_CSBF_Pos (3U) 3718 #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ 3719 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ 3720 #define PWR_CR_PVDE_Pos (4U) 3721 #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */ 3722 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */ 3723 3724 #define PWR_CR_PLS_Pos (5U) 3725 #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */ 3726 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */ 3727 #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */ 3728 #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */ 3729 #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */ 3730 3731 /*!< PVD level configuration */ 3732 #define PWR_CR_PLS_LEV0 (0x00000000U) /*!< PVD level 0 */ 3733 #define PWR_CR_PLS_LEV1 (0x00000020U) /*!< PVD level 1 */ 3734 #define PWR_CR_PLS_LEV2 (0x00000040U) /*!< PVD level 2 */ 3735 #define PWR_CR_PLS_LEV3 (0x00000060U) /*!< PVD level 3 */ 3736 #define PWR_CR_PLS_LEV4 (0x00000080U) /*!< PVD level 4 */ 3737 #define PWR_CR_PLS_LEV5 (0x000000A0U) /*!< PVD level 5 */ 3738 #define PWR_CR_PLS_LEV6 (0x000000C0U) /*!< PVD level 6 */ 3739 #define PWR_CR_PLS_LEV7 (0x000000E0U) /*!< PVD level 7 */ 3740 3741 #define PWR_CR_DBP_Pos (8U) 3742 #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ 3743 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ 3744 #define PWR_CR_ULP_Pos (9U) 3745 #define PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos) /*!< 0x00000200 */ 3746 #define PWR_CR_ULP PWR_CR_ULP_Msk /*!< Ultra Low Power mode */ 3747 #define PWR_CR_FWU_Pos (10U) 3748 #define PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos) /*!< 0x00000400 */ 3749 #define PWR_CR_FWU PWR_CR_FWU_Msk /*!< Fast wakeup */ 3750 3751 #define PWR_CR_VOS_Pos (11U) 3752 #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x00001800 */ 3753 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Voltage scaling range selection) */ 3754 #define PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos) /*!< 0x00000800 */ 3755 #define PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos) /*!< 0x00001000 */ 3756 #define PWR_CR_DSEEKOFF_Pos (13U) 3757 #define PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos) /*!< 0x00002000 */ 3758 #define PWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk /*!< Deep Sleep mode with EEPROM kept Off */ 3759 #define PWR_CR_LPRUN_Pos (14U) 3760 #define PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos) /*!< 0x00004000 */ 3761 #define PWR_CR_LPRUN PWR_CR_LPRUN_Msk /*!< Low power run mode */ 3762 3763 /******************* Bit definition for PWR_CSR register ********************/ 3764 #define PWR_CSR_WUF_Pos (0U) 3765 #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ 3766 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ 3767 #define PWR_CSR_SBF_Pos (1U) 3768 #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ 3769 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ 3770 #define PWR_CSR_PVDO_Pos (2U) 3771 #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */ 3772 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */ 3773 #define PWR_CSR_VREFINTRDYF_Pos (3U) 3774 #define PWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos) /*!< 0x00000008 */ 3775 #define PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk /*!< Internal voltage reference (VREFINT) ready flag */ 3776 #define PWR_CSR_VOSF_Pos (4U) 3777 #define PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos) /*!< 0x00000010 */ 3778 #define PWR_CSR_VOSF PWR_CSR_VOSF_Msk /*!< Voltage Scaling select flag */ 3779 #define PWR_CSR_REGLPF_Pos (5U) 3780 #define PWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos) /*!< 0x00000020 */ 3781 #define PWR_CSR_REGLPF PWR_CSR_REGLPF_Msk /*!< Regulator LP flag */ 3782 3783 #define PWR_CSR_EWUP1_Pos (8U) 3784 #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */ 3785 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */ 3786 #define PWR_CSR_EWUP2_Pos (9U) 3787 #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000200 */ 3788 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */ 3789 #define PWR_CSR_EWUP3_Pos (10U) 3790 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */ 3791 #define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */ 3792 3793 /******************************************************************************/ 3794 /* */ 3795 /* Reset and Clock Control */ 3796 /* */ 3797 /******************************************************************************/ 3798 /* 3799 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 3800 */ 3801 #define RCC_HSI48_SUPPORT /*!< HSI48 feature support */ 3802 #define RCC_HSECSS_SUPPORT /*!< HSE CSS feature activation support */ 3803 #define RCC_MCO3_SUPPORT /*!<Support MCO3 */ 3804 #define RCC_MCO3_AF2_SUPPORT /*!<Support MCO3 on Alternate Function AF0 */ 3805 3806 /******************** Bit definition for RCC_CR register ********************/ 3807 #define RCC_CR_HSION_Pos (0U) 3808 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ 3809 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */ 3810 #define RCC_CR_HSIKERON_Pos (1U) 3811 #define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) /*!< 0x00000002 */ 3812 #define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed clock enable for some IPs Kernel */ 3813 #define RCC_CR_HSIRDY_Pos (2U) 3814 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000004 */ 3815 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */ 3816 #define RCC_CR_HSIDIVEN_Pos (3U) 3817 #define RCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos) /*!< 0x00000008 */ 3818 #define RCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk /*!< Internal High Speed clock divider enable */ 3819 #define RCC_CR_HSIDIVF_Pos (4U) 3820 #define RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) /*!< 0x00000010 */ 3821 #define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk /*!< Internal High Speed clock divider flag */ 3822 #define RCC_CR_HSIOUTEN_Pos (5U) 3823 #define RCC_CR_HSIOUTEN_Msk (0x1UL << RCC_CR_HSIOUTEN_Pos) /*!< 0x00000020 */ 3824 #define RCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk /*!< Internal High Speed clock out enable */ 3825 #define RCC_CR_MSION_Pos (8U) 3826 #define RCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos) /*!< 0x00000100 */ 3827 #define RCC_CR_MSION RCC_CR_MSION_Msk /*!< Internal Multi Speed clock enable */ 3828 #define RCC_CR_MSIRDY_Pos (9U) 3829 #define RCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos) /*!< 0x00000200 */ 3830 #define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk /*!< Internal Multi Speed clock ready flag */ 3831 #define RCC_CR_HSEON_Pos (16U) 3832 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ 3833 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */ 3834 #define RCC_CR_HSERDY_Pos (17U) 3835 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ 3836 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */ 3837 #define RCC_CR_HSEBYP_Pos (18U) 3838 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ 3839 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */ 3840 #define RCC_CR_CSSHSEON_Pos (19U) 3841 #define RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) /*!< 0x00080000 */ 3842 #define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk /*!< HSE Clock Security System enable */ 3843 #define RCC_CR_RTCPRE_Pos (20U) 3844 #define RCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos) /*!< 0x00300000 */ 3845 #define RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk /*!< RTC prescaler [1:0] bits */ 3846 #define RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos) /*!< 0x00100000 */ 3847 #define RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos) /*!< 0x00200000 */ 3848 #define RCC_CR_PLLON_Pos (24U) 3849 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ 3850 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */ 3851 #define RCC_CR_PLLRDY_Pos (25U) 3852 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ 3853 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */ 3854 3855 /* Reference defines */ 3856 #define RCC_CR_CSSON RCC_CR_CSSHSEON 3857 3858 /******************** Bit definition for RCC_ICSCR register *****************/ 3859 #define RCC_ICSCR_HSICAL_Pos (0U) 3860 #define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) /*!< 0x000000FF */ 3861 #define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< Internal High Speed clock Calibration */ 3862 #define RCC_ICSCR_HSITRIM_Pos (8U) 3863 #define RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x00001F00 */ 3864 #define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< Internal High Speed clock trimming */ 3865 3866 #define RCC_ICSCR_MSIRANGE_Pos (13U) 3867 #define RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000E000 */ 3868 #define RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk /*!< Internal Multi Speed clock Range */ 3869 #define RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00000000 */ 3870 #define RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00002000 */ 3871 #define RCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00004000 */ 3872 #define RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00006000 */ 3873 #define RCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00008000 */ 3874 #define RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000A000 */ 3875 #define RCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000C000 */ 3876 #define RCC_ICSCR_MSICAL_Pos (16U) 3877 #define RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos) /*!< 0x00FF0000 */ 3878 #define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk /*!< Internal Multi Speed clock Calibration */ 3879 #define RCC_ICSCR_MSITRIM_Pos (24U) 3880 #define RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos) /*!< 0xFF000000 */ 3881 #define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk /*!< Internal Multi Speed clock trimming */ 3882 3883 /******************** Bit definition for RCC_CRRCR register *****************/ 3884 #define RCC_CRRCR_HSI48ON_Pos (0U) 3885 #define RCC_CRRCR_HSI48ON_Msk (0x1UL << RCC_CRRCR_HSI48ON_Pos) /*!< 0x00000001 */ 3886 #define RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON_Msk /*!< HSI 48MHz clock enable */ 3887 #define RCC_CRRCR_HSI48RDY_Pos (1U) 3888 #define RCC_CRRCR_HSI48RDY_Msk (0x1UL << RCC_CRRCR_HSI48RDY_Pos) /*!< 0x00000002 */ 3889 #define RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY_Msk /*!< HSI 48MHz clock ready flag */ 3890 #define RCC_CRRCR_HSI48DIV6OUTEN_Pos (2U) 3891 #define RCC_CRRCR_HSI48DIV6OUTEN_Msk (0x1UL << RCC_CRRCR_HSI48DIV6OUTEN_Pos) /*!< 0x00000004 */ 3892 #define RCC_CRRCR_HSI48DIV6OUTEN RCC_CRRCR_HSI48DIV6OUTEN_Msk /*!< HSI 48MHz DIV6 out enable */ 3893 #define RCC_CRRCR_HSI48CAL_Pos (8U) 3894 #define RCC_CRRCR_HSI48CAL_Msk (0xFFUL << RCC_CRRCR_HSI48CAL_Pos) /*!< 0x0000FF00 */ 3895 #define RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk /*!< HSI 48MHz clock Calibration */ 3896 3897 /******************* Bit definition for RCC_CFGR register *******************/ 3898 /*!< SW configuration */ 3899 #define RCC_CFGR_SW_Pos (0U) 3900 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ 3901 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ 3902 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ 3903 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ 3904 3905 #define RCC_CFGR_SW_MSI (0x00000000U) /*!< MSI selected as system clock */ 3906 #define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI selected as system clock */ 3907 #define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE selected as system clock */ 3908 #define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selected as system clock */ 3909 3910 /*!< SWS configuration */ 3911 #define RCC_CFGR_SWS_Pos (2U) 3912 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ 3913 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ 3914 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ 3915 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ 3916 3917 #define RCC_CFGR_SWS_MSI (0x00000000U) /*!< MSI oscillator used as system clock */ 3918 #define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI oscillator used as system clock */ 3919 #define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */ 3920 #define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */ 3921 3922 /*!< HPRE configuration */ 3923 #define RCC_CFGR_HPRE_Pos (4U) 3924 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ 3925 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ 3926 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ 3927 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ 3928 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ 3929 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ 3930 3931 #define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */ 3932 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */ 3933 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */ 3934 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */ 3935 #define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */ 3936 #define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */ 3937 #define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */ 3938 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */ 3939 #define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */ 3940 3941 /*!< PPRE1 configuration */ 3942 #define RCC_CFGR_PPRE1_Pos (8U) 3943 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */ 3944 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ 3945 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */ 3946 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */ 3947 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ 3948 3949 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */ 3950 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */ 3951 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */ 3952 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */ 3953 #define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */ 3954 3955 /*!< PPRE2 configuration */ 3956 #define RCC_CFGR_PPRE2_Pos (11U) 3957 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */ 3958 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ 3959 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */ 3960 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */ 3961 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ 3962 3963 #define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */ 3964 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */ 3965 #define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */ 3966 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */ 3967 #define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */ 3968 3969 #define RCC_CFGR_STOPWUCK_Pos (15U) 3970 #define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) /*!< 0x00008000 */ 3971 #define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk /*!< Wake Up from Stop Clock selection */ 3972 3973 /*!< PLL entry clock source*/ 3974 #define RCC_CFGR_PLLSRC_Pos (16U) 3975 #define RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */ 3976 #define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */ 3977 3978 #define RCC_CFGR_PLLSRC_HSI (0x00000000U) /*!< HSI as PLL entry clock source */ 3979 #define RCC_CFGR_PLLSRC_HSE (0x00010000U) /*!< HSE as PLL entry clock source */ 3980 3981 3982 /*!< PLLMUL configuration */ 3983 #define RCC_CFGR_PLLMUL_Pos (18U) 3984 #define RCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */ 3985 #define RCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ 3986 #define RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */ 3987 #define RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */ 3988 #define RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */ 3989 #define RCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */ 3990 3991 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock * 3 */ 3992 #define RCC_CFGR_PLLMUL4 (0x00040000U) /*!< PLL input clock * 4 */ 3993 #define RCC_CFGR_PLLMUL6 (0x00080000U) /*!< PLL input clock * 6 */ 3994 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock * 8 */ 3995 #define RCC_CFGR_PLLMUL12 (0x00100000U) /*!< PLL input clock * 12 */ 3996 #define RCC_CFGR_PLLMUL16 (0x00140000U) /*!< PLL input clock * 16 */ 3997 #define RCC_CFGR_PLLMUL24 (0x00180000U) /*!< PLL input clock * 24 */ 3998 #define RCC_CFGR_PLLMUL32 (0x001C0000U) /*!< PLL input clock * 32 */ 3999 #define RCC_CFGR_PLLMUL48 (0x00200000U) /*!< PLL input clock * 48 */ 4000 4001 /*!< PLLDIV configuration */ 4002 #define RCC_CFGR_PLLDIV_Pos (22U) 4003 #define RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00C00000 */ 4004 #define RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk /*!< PLLDIV[1:0] bits (PLL Output Division) */ 4005 #define RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00400000 */ 4006 #define RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00800000 */ 4007 4008 #define RCC_CFGR_PLLDIV2_Pos (22U) 4009 #define RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos) /*!< 0x00400000 */ 4010 #define RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk /*!< PLL clock output = CKVCO / 2 */ 4011 #define RCC_CFGR_PLLDIV3_Pos (23U) 4012 #define RCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos) /*!< 0x00800000 */ 4013 #define RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk /*!< PLL clock output = CKVCO / 3 */ 4014 #define RCC_CFGR_PLLDIV4_Pos (22U) 4015 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */ 4016 #define RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk /*!< PLL clock output = CKVCO / 4 */ 4017 4018 /*!< MCO configuration */ 4019 #define RCC_CFGR_MCOSEL_Pos (24U) 4020 #define RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */ 4021 #define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCO[3:0] bits (Microcontroller Clock Output) */ 4022 #define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */ 4023 #define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */ 4024 #define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */ 4025 #define RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */ 4026 4027 #define RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) /*!< No clock */ 4028 #define RCC_CFGR_MCOSEL_SYSCLK_Pos (24U) 4029 #define RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos) /*!< 0x01000000 */ 4030 #define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk /*!< System clock selected as MCO source */ 4031 #define RCC_CFGR_MCOSEL_HSI_Pos (25U) 4032 #define RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos) /*!< 0x02000000 */ 4033 #define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk /*!< Internal 16 MHz RC oscillator clock selected */ 4034 #define RCC_CFGR_MCOSEL_MSI_Pos (24U) 4035 #define RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos) /*!< 0x03000000 */ 4036 #define RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk /*!< Internal Medium Speed RC oscillator clock selected */ 4037 #define RCC_CFGR_MCOSEL_HSE_Pos (26U) 4038 #define RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos) /*!< 0x04000000 */ 4039 #define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk /*!< External 1-25 MHz oscillator clock selected */ 4040 #define RCC_CFGR_MCOSEL_PLL_Pos (24U) 4041 #define RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos) /*!< 0x05000000 */ 4042 #define RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk /*!< PLL clock divided */ 4043 #define RCC_CFGR_MCOSEL_LSI_Pos (25U) 4044 #define RCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos) /*!< 0x06000000 */ 4045 #define RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk /*!< LSI selected */ 4046 #define RCC_CFGR_MCOSEL_LSE_Pos (24U) 4047 #define RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos) /*!< 0x07000000 */ 4048 #define RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk /*!< LSE selected */ 4049 #define RCC_CFGR_MCOSEL_HSI48_Pos (27U) 4050 #define RCC_CFGR_MCOSEL_HSI48_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI48_Pos) /*!< 0x08000000 */ 4051 #define RCC_CFGR_MCOSEL_HSI48 RCC_CFGR_MCOSEL_HSI48_Msk /*!< HSI48 clock selected as MCO source */ 4052 4053 #define RCC_CFGR_MCOPRE_Pos (28U) 4054 #define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */ 4055 #define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */ 4056 #define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */ 4057 #define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */ 4058 #define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */ 4059 4060 #define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */ 4061 #define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */ 4062 #define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */ 4063 #define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */ 4064 #define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */ 4065 4066 /* Legacy defines */ 4067 #define RCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK 4068 #define RCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK 4069 #define RCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI 4070 #define RCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI 4071 #define RCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE 4072 #define RCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL 4073 #define RCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI 4074 #define RCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE 4075 #ifdef RCC_CFGR_MCOSEL_HSI48 4076 #define RCC_CFGR_MCO_HSI48 RCC_CFGR_MCOSEL_HSI48 4077 #endif 4078 4079 #define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE /*!< MCO prescaler */ 4080 #define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO is divided by 1 */ 4081 #define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO is divided by 1 */ 4082 #define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO is divided by 1 */ 4083 #define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO is divided by 1 */ 4084 #define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO is divided by 1 */ 4085 4086 /*!<****************** Bit definition for RCC_CIER register ********************/ 4087 #define RCC_CIER_LSIRDYIE_Pos (0U) 4088 #define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */ 4089 #define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */ 4090 #define RCC_CIER_LSERDYIE_Pos (1U) 4091 #define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */ 4092 #define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */ 4093 #define RCC_CIER_HSIRDYIE_Pos (2U) 4094 #define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000004 */ 4095 #define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */ 4096 #define RCC_CIER_HSERDYIE_Pos (3U) 4097 #define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000008 */ 4098 #define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */ 4099 #define RCC_CIER_PLLRDYIE_Pos (4U) 4100 #define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000010 */ 4101 #define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */ 4102 #define RCC_CIER_MSIRDYIE_Pos (5U) 4103 #define RCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos) /*!< 0x00000020 */ 4104 #define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk /*!< MSI Ready Interrupt Enable */ 4105 #define RCC_CIER_HSI48RDYIE_Pos (6U) 4106 #define RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos) /*!< 0x00000040 */ 4107 #define RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk /*!< HSI48 Ready Interrupt Enable */ 4108 #define RCC_CIER_CSSLSE_Pos (7U) 4109 #define RCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos) /*!< 0x00000080 */ 4110 #define RCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk /*!< LSE CSS Interrupt Enable */ 4111 4112 /* Reference defines */ 4113 #define RCC_CIER_LSECSSIE RCC_CIER_CSSLSE 4114 4115 /*!<****************** Bit definition for RCC_CIFR register ********************/ 4116 #define RCC_CIFR_LSIRDYF_Pos (0U) 4117 #define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */ 4118 #define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */ 4119 #define RCC_CIFR_LSERDYF_Pos (1U) 4120 #define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */ 4121 #define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */ 4122 #define RCC_CIFR_HSIRDYF_Pos (2U) 4123 #define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000004 */ 4124 #define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */ 4125 #define RCC_CIFR_HSERDYF_Pos (3U) 4126 #define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000008 */ 4127 #define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */ 4128 #define RCC_CIFR_PLLRDYF_Pos (4U) 4129 #define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000010 */ 4130 #define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */ 4131 #define RCC_CIFR_MSIRDYF_Pos (5U) 4132 #define RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos) /*!< 0x00000020 */ 4133 #define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk /*!< MSI Ready Interrupt flag */ 4134 #define RCC_CIFR_HSI48RDYF_Pos (6U) 4135 #define RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) /*!< 0x00000040 */ 4136 #define RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk /*!< HSI48 Ready Interrupt flag */ 4137 #define RCC_CIFR_CSSLSEF_Pos (7U) 4138 #define RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos) /*!< 0x00000080 */ 4139 #define RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk /*!< LSE Clock Security System Interrupt flag */ 4140 #define RCC_CIFR_CSSHSEF_Pos (8U) 4141 #define RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos) /*!< 0x00000100 */ 4142 #define RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk /*!< HSE Clock Security System Interrupt flag */ 4143 4144 /* Reference defines */ 4145 #define RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF 4146 #define RCC_CIFR_CSSF RCC_CIFR_CSSHSEF 4147 4148 /*!<****************** Bit definition for RCC_CICR register ********************/ 4149 #define RCC_CICR_LSIRDYC_Pos (0U) 4150 #define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */ 4151 #define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */ 4152 #define RCC_CICR_LSERDYC_Pos (1U) 4153 #define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */ 4154 #define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */ 4155 #define RCC_CICR_HSIRDYC_Pos (2U) 4156 #define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000004 */ 4157 #define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */ 4158 #define RCC_CICR_HSERDYC_Pos (3U) 4159 #define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) /*!< 0x00000008 */ 4160 #define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */ 4161 #define RCC_CICR_PLLRDYC_Pos (4U) 4162 #define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000010 */ 4163 #define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */ 4164 #define RCC_CICR_MSIRDYC_Pos (5U) 4165 #define RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos) /*!< 0x00000020 */ 4166 #define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk /*!< MSI Ready Interrupt Clear */ 4167 #define RCC_CICR_HSI48RDYC_Pos (6U) 4168 #define RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) /*!< 0x00000040 */ 4169 #define RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk /*!< HSI48 Ready Interrupt Clear */ 4170 #define RCC_CICR_CSSLSEC_Pos (7U) 4171 #define RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos) /*!< 0x00000080 */ 4172 #define RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk /*!< LSE Clock Security System Interrupt Clear */ 4173 #define RCC_CICR_CSSHSEC_Pos (8U) 4174 #define RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos) /*!< 0x00000100 */ 4175 #define RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk /*!< HSE Clock Security System Interrupt Clear */ 4176 4177 /* Reference defines */ 4178 #define RCC_CICR_LSECSSC RCC_CICR_CSSLSEC 4179 #define RCC_CICR_CSSC RCC_CICR_CSSHSEC 4180 /***************** Bit definition for RCC_IOPRSTR register ******************/ 4181 #define RCC_IOPRSTR_IOPARST_Pos (0U) 4182 #define RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos) /*!< 0x00000001 */ 4183 #define RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk /*!< GPIO port A reset */ 4184 #define RCC_IOPRSTR_IOPBRST_Pos (1U) 4185 #define RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos) /*!< 0x00000002 */ 4186 #define RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk /*!< GPIO port B reset */ 4187 #define RCC_IOPRSTR_IOPCRST_Pos (2U) 4188 #define RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos) /*!< 0x00000004 */ 4189 #define RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk /*!< GPIO port C reset */ 4190 #define RCC_IOPRSTR_IOPDRST_Pos (3U) 4191 #define RCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos) /*!< 0x00000008 */ 4192 #define RCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk /*!< GPIO port D reset */ 4193 #define RCC_IOPRSTR_IOPERST_Pos (4U) 4194 #define RCC_IOPRSTR_IOPERST_Msk (0x1UL << RCC_IOPRSTR_IOPERST_Pos) /*!< 0x00000010 */ 4195 #define RCC_IOPRSTR_IOPERST RCC_IOPRSTR_IOPERST_Msk /*!< GPIO port E reset */ 4196 #define RCC_IOPRSTR_IOPHRST_Pos (7U) 4197 #define RCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos) /*!< 0x00000080 */ 4198 #define RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk /*!< GPIO port H reset */ 4199 4200 /* Reference defines */ 4201 #define RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST /*!< GPIO port A reset */ 4202 #define RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST /*!< GPIO port B reset */ 4203 #define RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST /*!< GPIO port C reset */ 4204 #define RCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST /*!< GPIO port D reset */ 4205 #define RCC_IOPRSTR_GPIOERST RCC_IOPRSTR_IOPERST /*!< GPIO port E reset */ 4206 #define RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST /*!< GPIO port H reset */ 4207 4208 4209 /****************** Bit definition for RCC_AHBRST register ******************/ 4210 #define RCC_AHBRSTR_DMARST_Pos (0U) 4211 #define RCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos) /*!< 0x00000001 */ 4212 #define RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk /*!< DMA1 reset */ 4213 #define RCC_AHBRSTR_MIFRST_Pos (8U) 4214 #define RCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos) /*!< 0x00000100 */ 4215 #define RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk /*!< Memory interface reset */ 4216 #define RCC_AHBRSTR_CRCRST_Pos (12U) 4217 #define RCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos) /*!< 0x00001000 */ 4218 #define RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk /*!< CRC reset */ 4219 #define RCC_AHBRSTR_TSCRST_Pos (16U) 4220 #define RCC_AHBRSTR_TSCRST_Msk (0x1UL << RCC_AHBRSTR_TSCRST_Pos) /*!< 0x00010000 */ 4221 #define RCC_AHBRSTR_TSCRST RCC_AHBRSTR_TSCRST_Msk /*!< TSC reset */ 4222 #define RCC_AHBRSTR_RNGRST_Pos (20U) 4223 #define RCC_AHBRSTR_RNGRST_Msk (0x1UL << RCC_AHBRSTR_RNGRST_Pos) /*!< 0x00100000 */ 4224 #define RCC_AHBRSTR_RNGRST RCC_AHBRSTR_RNGRST_Msk /*!< RNG reset */ 4225 #define RCC_AHBRSTR_CRYPRST_Pos (24U) 4226 #define RCC_AHBRSTR_CRYPRST_Msk (0x1UL << RCC_AHBRSTR_CRYPRST_Pos) /*!< 0x01000000 */ 4227 #define RCC_AHBRSTR_CRYPRST RCC_AHBRSTR_CRYPRST_Msk /*!< Crypto reset */ 4228 4229 /* Reference defines */ 4230 #define RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST /*!< DMA1 reset */ 4231 4232 /***************** Bit definition for RCC_APB2RSTR register *****************/ 4233 #define RCC_APB2RSTR_SYSCFGRST_Pos (0U) 4234 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */ 4235 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk /*!< SYSCFG reset */ 4236 #define RCC_APB2RSTR_TIM21RST_Pos (2U) 4237 #define RCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos) /*!< 0x00000004 */ 4238 #define RCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk /*!< TIM21 reset */ 4239 #define RCC_APB2RSTR_TIM22RST_Pos (5U) 4240 #define RCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos) /*!< 0x00000020 */ 4241 #define RCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk /*!< TIM22 reset */ 4242 #define RCC_APB2RSTR_ADCRST_Pos (9U) 4243 #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000200 */ 4244 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk /*!< ADC1 reset */ 4245 #define RCC_APB2RSTR_SPI1RST_Pos (12U) 4246 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ 4247 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI1 reset */ 4248 #define RCC_APB2RSTR_USART1RST_Pos (14U) 4249 #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */ 4250 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk /*!< USART1 reset */ 4251 #define RCC_APB2RSTR_DBGRST_Pos (22U) 4252 #define RCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos) /*!< 0x00400000 */ 4253 #define RCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk /*!< DBGMCU reset */ 4254 4255 /* Reference defines */ 4256 #define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST /*!< ADC1 reset */ 4257 #define RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST /*!< DBGMCU reset */ 4258 4259 /***************** Bit definition for RCC_APB1RSTR register *****************/ 4260 #define RCC_APB1RSTR_TIM2RST_Pos (0U) 4261 #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ 4262 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */ 4263 #define RCC_APB1RSTR_TIM3RST_Pos (1U) 4264 #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */ 4265 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk /*!< Timer 3 reset */ 4266 #define RCC_APB1RSTR_TIM6RST_Pos (4U) 4267 #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */ 4268 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk /*!< Timer 6 reset */ 4269 #define RCC_APB1RSTR_TIM7RST_Pos (5U) 4270 #define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */ 4271 #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk /*!< Timer 7 reset */ 4272 #define RCC_APB1RSTR_WWDGRST_Pos (11U) 4273 #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ 4274 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */ 4275 #define RCC_APB1RSTR_SPI2RST_Pos (14U) 4276 #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */ 4277 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk /*!< SPI2 reset */ 4278 #define RCC_APB1RSTR_USART2RST_Pos (17U) 4279 #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ 4280 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */ 4281 #define RCC_APB1RSTR_LPUART1RST_Pos (18U) 4282 #define RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos) /*!< 0x00040000 */ 4283 #define RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk /*!< LPUART1 reset */ 4284 #define RCC_APB1RSTR_USART4RST_Pos (19U) 4285 #define RCC_APB1RSTR_USART4RST_Msk (0x1UL << RCC_APB1RSTR_USART4RST_Pos) /*!< 0x00080000 */ 4286 #define RCC_APB1RSTR_USART4RST RCC_APB1RSTR_USART4RST_Msk /*!< USART4 reset */ 4287 #define RCC_APB1RSTR_USART5RST_Pos (20U) 4288 #define RCC_APB1RSTR_USART5RST_Msk (0x1UL << RCC_APB1RSTR_USART5RST_Pos) /*!< 0x00100000 */ 4289 #define RCC_APB1RSTR_USART5RST RCC_APB1RSTR_USART5RST_Msk /*!< USART5 reset */ 4290 #define RCC_APB1RSTR_I2C1RST_Pos (21U) 4291 #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ 4292 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */ 4293 #define RCC_APB1RSTR_I2C2RST_Pos (22U) 4294 #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */ 4295 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk /*!< I2C 2 reset */ 4296 #define RCC_APB1RSTR_USBRST_Pos (23U) 4297 #define RCC_APB1RSTR_USBRST_Msk (0x1UL << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */ 4298 #define RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk /*!< USB reset */ 4299 #define RCC_APB1RSTR_CRSRST_Pos (27U) 4300 #define RCC_APB1RSTR_CRSRST_Msk (0x1UL << RCC_APB1RSTR_CRSRST_Pos) /*!< 0x08000000 */ 4301 #define RCC_APB1RSTR_CRSRST RCC_APB1RSTR_CRSRST_Msk /*!< CRS reset */ 4302 #define RCC_APB1RSTR_PWRRST_Pos (28U) 4303 #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ 4304 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< PWR reset */ 4305 #define RCC_APB1RSTR_DACRST_Pos (29U) 4306 #define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */ 4307 #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk /*!< DAC reset */ 4308 #define RCC_APB1RSTR_I2C3RST_Pos (30U) 4309 #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x40000000 */ 4310 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk /*!< I2C3 reset */ 4311 #define RCC_APB1RSTR_LPTIM1RST_Pos (31U) 4312 #define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x80000000 */ 4313 #define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk /*!< LPTIM1 reset */ 4314 4315 /***************** Bit definition for RCC_IOPENR register ******************/ 4316 #define RCC_IOPENR_IOPAEN_Pos (0U) 4317 #define RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos) /*!< 0x00000001 */ 4318 #define RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk /*!< GPIO port A clock enable */ 4319 #define RCC_IOPENR_IOPBEN_Pos (1U) 4320 #define RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos) /*!< 0x00000002 */ 4321 #define RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk /*!< GPIO port B clock enable */ 4322 #define RCC_IOPENR_IOPCEN_Pos (2U) 4323 #define RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos) /*!< 0x00000004 */ 4324 #define RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk /*!< GPIO port C clock enable */ 4325 #define RCC_IOPENR_IOPDEN_Pos (3U) 4326 #define RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos) /*!< 0x00000008 */ 4327 #define RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk /*!< GPIO port D clock enable */ 4328 #define RCC_IOPENR_IOPEEN_Pos (4U) 4329 #define RCC_IOPENR_IOPEEN_Msk (0x1UL << RCC_IOPENR_IOPEEN_Pos) /*!< 0x00000010 */ 4330 #define RCC_IOPENR_IOPEEN RCC_IOPENR_IOPEEN_Msk /*!< GPIO port E clock enable */ 4331 #define RCC_IOPENR_IOPHEN_Pos (7U) 4332 #define RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos) /*!< 0x00000080 */ 4333 #define RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk /*!< GPIO port H clock enable */ 4334 4335 /* Reference defines */ 4336 #define RCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN /*!< GPIO port A clock enable */ 4337 #define RCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN /*!< GPIO port B clock enable */ 4338 #define RCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN /*!< GPIO port C clock enable */ 4339 #define RCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN /*!< GPIO port D clock enable */ 4340 #define RCC_IOPENR_GPIOEEN RCC_IOPENR_IOPEEN /*!< GPIO port E clock enable */ 4341 #define RCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN /*!< GPIO port H clock enable */ 4342 4343 /***************** Bit definition for RCC_AHBENR register ******************/ 4344 #define RCC_AHBENR_DMAEN_Pos (0U) 4345 #define RCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos) /*!< 0x00000001 */ 4346 #define RCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk /*!< DMA1 clock enable */ 4347 #define RCC_AHBENR_MIFEN_Pos (8U) 4348 #define RCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos) /*!< 0x00000100 */ 4349 #define RCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk /*!< NVM interface clock enable bit */ 4350 #define RCC_AHBENR_CRCEN_Pos (12U) 4351 #define RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00001000 */ 4352 #define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */ 4353 #define RCC_AHBENR_TSCEN_Pos (16U) 4354 #define RCC_AHBENR_TSCEN_Msk (0x1UL << RCC_AHBENR_TSCEN_Pos) /*!< 0x00010000 */ 4355 #define RCC_AHBENR_TSCEN RCC_AHBENR_TSCEN_Msk /*!< TSC clock enable */ 4356 #define RCC_AHBENR_RNGEN_Pos (20U) 4357 #define RCC_AHBENR_RNGEN_Msk (0x1UL << RCC_AHBENR_RNGEN_Pos) /*!< 0x00100000 */ 4358 #define RCC_AHBENR_RNGEN RCC_AHBENR_RNGEN_Msk /*!< RNG clock enable */ 4359 #define RCC_AHBENR_CRYPEN_Pos (24U) 4360 #define RCC_AHBENR_CRYPEN_Msk (0x1UL << RCC_AHBENR_CRYPEN_Pos) /*!< 0x01000000 */ 4361 #define RCC_AHBENR_CRYPEN RCC_AHBENR_CRYPEN_Msk /*!< Crypto clock enable*/ 4362 4363 /* Reference defines */ 4364 #define RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN /*!< DMA1 clock enable */ 4365 4366 /***************** Bit definition for RCC_APB2ENR register ******************/ 4367 #define RCC_APB2ENR_SYSCFGEN_Pos (0U) 4368 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00000001 */ 4369 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk /*!< SYSCFG clock enable */ 4370 #define RCC_APB2ENR_TIM21EN_Pos (2U) 4371 #define RCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos) /*!< 0x00000004 */ 4372 #define RCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk /*!< TIM21 clock enable */ 4373 #define RCC_APB2ENR_TIM22EN_Pos (5U) 4374 #define RCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos) /*!< 0x00000020 */ 4375 #define RCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk /*!< TIM22 clock enable */ 4376 #define RCC_APB2ENR_FWEN_Pos (7U) 4377 #define RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos) /*!< 0x00000080 */ 4378 #define RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk /*!< MiFare Firewall clock enable */ 4379 #define RCC_APB2ENR_ADCEN_Pos (9U) 4380 #define RCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos) /*!< 0x00000200 */ 4381 #define RCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk /*!< ADC1 clock enable */ 4382 #define RCC_APB2ENR_SPI1EN_Pos (12U) 4383 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ 4384 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI1 clock enable */ 4385 #define RCC_APB2ENR_USART1EN_Pos (14U) 4386 #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */ 4387 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk /*!< USART1 clock enable */ 4388 #define RCC_APB2ENR_DBGEN_Pos (22U) 4389 #define RCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos) /*!< 0x00400000 */ 4390 #define RCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk /*!< DBGMCU clock enable */ 4391 4392 /* Reference defines */ 4393 4394 #define RCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN /*!< MiFare Firewall clock enable */ 4395 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN /*!< ADC1 clock enable */ 4396 #define RCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN /*!< DBGMCU clock enable */ 4397 4398 /***************** Bit definition for RCC_APB1ENR register ******************/ 4399 #define RCC_APB1ENR_TIM2EN_Pos (0U) 4400 #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ 4401 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enable */ 4402 #define RCC_APB1ENR_TIM3EN_Pos (1U) 4403 #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */ 4404 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk /*!< Timer 3 clock enable */ 4405 #define RCC_APB1ENR_TIM6EN_Pos (4U) 4406 #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */ 4407 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock enable */ 4408 #define RCC_APB1ENR_TIM7EN_Pos (5U) 4409 #define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */ 4410 #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk /*!< Timer 7 clock enable */ 4411 #define RCC_APB1ENR_WWDGEN_Pos (11U) 4412 #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ 4413 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */ 4414 #define RCC_APB1ENR_SPI2EN_Pos (14U) 4415 #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */ 4416 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk /*!< SPI2 clock enable */ 4417 #define RCC_APB1ENR_USART2EN_Pos (17U) 4418 #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ 4419 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART2 clock enable */ 4420 #define RCC_APB1ENR_LPUART1EN_Pos (18U) 4421 #define RCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos) /*!< 0x00040000 */ 4422 #define RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk /*!< LPUART1 clock enable */ 4423 #define RCC_APB1ENR_USART4EN_Pos (19U) 4424 #define RCC_APB1ENR_USART4EN_Msk (0x1UL << RCC_APB1ENR_USART4EN_Pos) /*!< 0x00080000 */ 4425 #define RCC_APB1ENR_USART4EN RCC_APB1ENR_USART4EN_Msk /*!< USART4 clock enable */ 4426 #define RCC_APB1ENR_USART5EN_Pos (20U) 4427 #define RCC_APB1ENR_USART5EN_Msk (0x1UL << RCC_APB1ENR_USART5EN_Pos) /*!< 0x00100000 */ 4428 #define RCC_APB1ENR_USART5EN RCC_APB1ENR_USART5EN_Msk /*!< USART5 clock enable */ 4429 #define RCC_APB1ENR_I2C1EN_Pos (21U) 4430 #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ 4431 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C1 clock enable */ 4432 #define RCC_APB1ENR_I2C2EN_Pos (22U) 4433 #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */ 4434 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk /*!< I2C2 clock enable */ 4435 #define RCC_APB1ENR_USBEN_Pos (23U) 4436 #define RCC_APB1ENR_USBEN_Msk (0x1UL << RCC_APB1ENR_USBEN_Pos) /*!< 0x00800000 */ 4437 #define RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk /*!< USB clock enable */ 4438 #define RCC_APB1ENR_CRSEN_Pos (27U) 4439 #define RCC_APB1ENR_CRSEN_Msk (0x1UL << RCC_APB1ENR_CRSEN_Pos) /*!< 0x08000000 */ 4440 #define RCC_APB1ENR_CRSEN RCC_APB1ENR_CRSEN_Msk /*!< CRS clock enable */ 4441 #define RCC_APB1ENR_PWREN_Pos (28U) 4442 #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ 4443 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< PWR clock enable */ 4444 #define RCC_APB1ENR_DACEN_Pos (29U) 4445 #define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */ 4446 #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk /*!< DAC clock enable */ 4447 #define RCC_APB1ENR_I2C3EN_Pos (30U) 4448 #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x40000000 */ 4449 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk /*!< I2C3 clock enable */ 4450 #define RCC_APB1ENR_LPTIM1EN_Pos (31U) 4451 #define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos) /*!< 0x80000000 */ 4452 #define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk /*!< LPTIM1 clock enable */ 4453 4454 /****************** Bit definition for RCC_IOPSMENR register ****************/ 4455 #define RCC_IOPSMENR_IOPASMEN_Pos (0U) 4456 #define RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos) /*!< 0x00000001 */ 4457 #define RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk /*!< GPIO port A clock enabled in sleep mode */ 4458 #define RCC_IOPSMENR_IOPBSMEN_Pos (1U) 4459 #define RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos) /*!< 0x00000002 */ 4460 #define RCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk /*!< GPIO port B clock enabled in sleep mode */ 4461 #define RCC_IOPSMENR_IOPCSMEN_Pos (2U) 4462 #define RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos) /*!< 0x00000004 */ 4463 #define RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk /*!< GPIO port C clock enabled in sleep mode */ 4464 #define RCC_IOPSMENR_IOPDSMEN_Pos (3U) 4465 #define RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos) /*!< 0x00000008 */ 4466 #define RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk /*!< GPIO port D clock enabled in sleep mode */ 4467 #define RCC_IOPSMENR_IOPESMEN_Pos (4U) 4468 #define RCC_IOPSMENR_IOPESMEN_Msk (0x1UL << RCC_IOPSMENR_IOPESMEN_Pos) /*!< 0x00000010 */ 4469 #define RCC_IOPSMENR_IOPESMEN RCC_IOPSMENR_IOPESMEN_Msk /*!< GPIO port E clock enabled in sleep mode */ 4470 #define RCC_IOPSMENR_IOPHSMEN_Pos (7U) 4471 #define RCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos) /*!< 0x00000080 */ 4472 #define RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk /*!< GPIO port H clock enabled in sleep mode */ 4473 4474 /* Reference defines */ 4475 #define RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN /*!< GPIO port A clock enabled in sleep mode */ 4476 #define RCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN /*!< GPIO port B clock enabled in sleep mode */ 4477 #define RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN /*!< GPIO port C clock enabled in sleep mode */ 4478 #define RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN /*!< GPIO port D clock enabled in sleep mode */ 4479 #define RCC_IOPSMENR_GPIOESMEN RCC_IOPSMENR_IOPESMEN /*!< GPIO port E clock enabled in sleep mode */ 4480 #define RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN /*!< GPIO port H clock enabled in sleep mode */ 4481 4482 /***************** Bit definition for RCC_AHBSMENR register ******************/ 4483 #define RCC_AHBSMENR_DMASMEN_Pos (0U) 4484 #define RCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos) /*!< 0x00000001 */ 4485 #define RCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk /*!< DMA1 clock enabled in sleep mode */ 4486 #define RCC_AHBSMENR_MIFSMEN_Pos (8U) 4487 #define RCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos) /*!< 0x00000100 */ 4488 #define RCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk /*!< NVM interface clock enable during sleep mode */ 4489 #define RCC_AHBSMENR_SRAMSMEN_Pos (9U) 4490 #define RCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos) /*!< 0x00000200 */ 4491 #define RCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk /*!< SRAM clock enabled in sleep mode */ 4492 #define RCC_AHBSMENR_CRCSMEN_Pos (12U) 4493 #define RCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos) /*!< 0x00001000 */ 4494 #define RCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk /*!< CRC clock enabled in sleep mode */ 4495 #define RCC_AHBSMENR_TSCSMEN_Pos (16U) 4496 #define RCC_AHBSMENR_TSCSMEN_Msk (0x1UL << RCC_AHBSMENR_TSCSMEN_Pos) /*!< 0x00010000 */ 4497 #define RCC_AHBSMENR_TSCSMEN RCC_AHBSMENR_TSCSMEN_Msk /*!< TSC clock enabled in sleep mode */ 4498 #define RCC_AHBSMENR_RNGSMEN_Pos (20U) 4499 #define RCC_AHBSMENR_RNGSMEN_Msk (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos) /*!< 0x00100000 */ 4500 #define RCC_AHBSMENR_RNGSMEN RCC_AHBSMENR_RNGSMEN_Msk /*!< RNG clock enabled in sleep mode */ 4501 #define RCC_AHBSMENR_CRYPSMEN_Pos (24U) 4502 #define RCC_AHBSMENR_CRYPSMEN_Msk (0x1UL << RCC_AHBSMENR_CRYPSMEN_Pos) /*!< 0x01000000 */ 4503 #define RCC_AHBSMENR_CRYPSMEN RCC_AHBSMENR_CRYPSMEN_Msk /*!< Crypto clock enabled in sleep mode */ 4504 4505 /* Reference defines */ 4506 #define RCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN /*!< DMA1 clock enabled in sleep mode */ 4507 4508 /***************** Bit definition for RCC_APB2SMENR register ******************/ 4509 #define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U) 4510 #define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos) /*!< 0x00000001 */ 4511 #define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk /*!< SYSCFG clock enabled in sleep mode */ 4512 #define RCC_APB2SMENR_TIM21SMEN_Pos (2U) 4513 #define RCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos) /*!< 0x00000004 */ 4514 #define RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk /*!< TIM21 clock enabled in sleep mode */ 4515 #define RCC_APB2SMENR_TIM22SMEN_Pos (5U) 4516 #define RCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos) /*!< 0x00000020 */ 4517 #define RCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk /*!< TIM22 clock enabled in sleep mode */ 4518 #define RCC_APB2SMENR_ADCSMEN_Pos (9U) 4519 #define RCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos) /*!< 0x00000200 */ 4520 #define RCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk /*!< ADC1 clock enabled in sleep mode */ 4521 #define RCC_APB2SMENR_SPI1SMEN_Pos (12U) 4522 #define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos) /*!< 0x00001000 */ 4523 #define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk /*!< SPI1 clock enabled in sleep mode */ 4524 #define RCC_APB2SMENR_USART1SMEN_Pos (14U) 4525 #define RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos) /*!< 0x00004000 */ 4526 #define RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk /*!< USART1 clock enabled in sleep mode */ 4527 #define RCC_APB2SMENR_DBGSMEN_Pos (22U) 4528 #define RCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos) /*!< 0x00400000 */ 4529 #define RCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk /*!< DBGMCU clock enabled in sleep mode */ 4530 4531 /* Reference defines */ 4532 #define RCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN /*!< ADC1 clock enabled in sleep mode */ 4533 #define RCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN /*!< DBGMCU clock enabled in sleep mode */ 4534 4535 /***************** Bit definition for RCC_APB1SMENR register ******************/ 4536 #define RCC_APB1SMENR_TIM2SMEN_Pos (0U) 4537 #define RCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos) /*!< 0x00000001 */ 4538 #define RCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk /*!< Timer 2 clock enabled in sleep mode */ 4539 #define RCC_APB1SMENR_TIM3SMEN_Pos (1U) 4540 #define RCC_APB1SMENR_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM3SMEN_Pos) /*!< 0x00000002 */ 4541 #define RCC_APB1SMENR_TIM3SMEN RCC_APB1SMENR_TIM3SMEN_Msk /*!< Timer 3 clock enabled in sleep mode */ 4542 #define RCC_APB1SMENR_TIM6SMEN_Pos (4U) 4543 #define RCC_APB1SMENR_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM6SMEN_Pos) /*!< 0x00000010 */ 4544 #define RCC_APB1SMENR_TIM6SMEN RCC_APB1SMENR_TIM6SMEN_Msk /*!< Timer 6 clock enabled in sleep mode */ 4545 #define RCC_APB1SMENR_TIM7SMEN_Pos (5U) 4546 #define RCC_APB1SMENR_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM7SMEN_Pos) /*!< 0x00000020 */ 4547 #define RCC_APB1SMENR_TIM7SMEN RCC_APB1SMENR_TIM7SMEN_Msk /*!< Timer 7 clock enabled in sleep mode */ 4548 #define RCC_APB1SMENR_WWDGSMEN_Pos (11U) 4549 #define RCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos) /*!< 0x00000800 */ 4550 #define RCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk /*!< Window Watchdog clock enabled in sleep mode */ 4551 #define RCC_APB1SMENR_SPI2SMEN_Pos (14U) 4552 #define RCC_APB1SMENR_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR_SPI2SMEN_Pos) /*!< 0x00004000 */ 4553 #define RCC_APB1SMENR_SPI2SMEN RCC_APB1SMENR_SPI2SMEN_Msk /*!< SPI2 clock enabled in sleep mode */ 4554 #define RCC_APB1SMENR_USART2SMEN_Pos (17U) 4555 #define RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos) /*!< 0x00020000 */ 4556 #define RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk /*!< USART2 clock enabled in sleep mode */ 4557 #define RCC_APB1SMENR_LPUART1SMEN_Pos (18U) 4558 #define RCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos) /*!< 0x00040000 */ 4559 #define RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk /*!< LPUART1 clock enabled in sleep mode */ 4560 #define RCC_APB1SMENR_USART4SMEN_Pos (19U) 4561 #define RCC_APB1SMENR_USART4SMEN_Msk (0x1UL << RCC_APB1SMENR_USART4SMEN_Pos) /*!< 0x00080000 */ 4562 #define RCC_APB1SMENR_USART4SMEN RCC_APB1SMENR_USART4SMEN_Msk /*!< USART4 clock enabled in sleep mode */ 4563 #define RCC_APB1SMENR_USART5SMEN_Pos (20U) 4564 #define RCC_APB1SMENR_USART5SMEN_Msk (0x1UL << RCC_APB1SMENR_USART5SMEN_Pos) /*!< 0x00100000 */ 4565 #define RCC_APB1SMENR_USART5SMEN RCC_APB1SMENR_USART5SMEN_Msk /*!< USART5 clock enabled in sleep mode */ 4566 #define RCC_APB1SMENR_I2C1SMEN_Pos (21U) 4567 #define RCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos) /*!< 0x00200000 */ 4568 #define RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk /*!< I2C1 clock enabled in sleep mode */ 4569 #define RCC_APB1SMENR_I2C2SMEN_Pos (22U) 4570 #define RCC_APB1SMENR_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C2SMEN_Pos) /*!< 0x00400000 */ 4571 #define RCC_APB1SMENR_I2C2SMEN RCC_APB1SMENR_I2C2SMEN_Msk /*!< I2C2 clock enabled in sleep mode */ 4572 #define RCC_APB1SMENR_USBSMEN_Pos (23U) 4573 #define RCC_APB1SMENR_USBSMEN_Msk (0x1UL << RCC_APB1SMENR_USBSMEN_Pos) /*!< 0x00800000 */ 4574 #define RCC_APB1SMENR_USBSMEN RCC_APB1SMENR_USBSMEN_Msk /*!< USB clock enabled in sleep mode */ 4575 #define RCC_APB1SMENR_CRSSMEN_Pos (27U) 4576 #define RCC_APB1SMENR_CRSSMEN_Msk (0x1UL << RCC_APB1SMENR_CRSSMEN_Pos) /*!< 0x08000000 */ 4577 #define RCC_APB1SMENR_CRSSMEN RCC_APB1SMENR_CRSSMEN_Msk /*!< CRS clock enabled in sleep mode */ 4578 #define RCC_APB1SMENR_PWRSMEN_Pos (28U) 4579 #define RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos) /*!< 0x10000000 */ 4580 #define RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk /*!< PWR clock enabled in sleep mode */ 4581 #define RCC_APB1SMENR_DACSMEN_Pos (29U) 4582 #define RCC_APB1SMENR_DACSMEN_Msk (0x1UL << RCC_APB1SMENR_DACSMEN_Pos) /*!< 0x20000000 */ 4583 #define RCC_APB1SMENR_DACSMEN RCC_APB1SMENR_DACSMEN_Msk /*!< DAC clock enabled in sleep mode */ 4584 #define RCC_APB1SMENR_I2C3SMEN_Pos (30U) 4585 #define RCC_APB1SMENR_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C3SMEN_Pos) /*!< 0x40000000 */ 4586 #define RCC_APB1SMENR_I2C3SMEN RCC_APB1SMENR_I2C3SMEN_Msk /*!< I2C3 clock enabled in sleep mode */ 4587 #define RCC_APB1SMENR_LPTIM1SMEN_Pos (31U) 4588 #define RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos) /*!< 0x80000000 */ 4589 #define RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk /*!< LPTIM1 clock enabled in sleep mode */ 4590 4591 /******************* Bit definition for RCC_CCIPR register *******************/ 4592 /*!< USART1 Clock source selection */ 4593 #define RCC_CCIPR_USART1SEL_Pos (0U) 4594 #define RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000003 */ 4595 #define RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk /*!< USART1SEL[1:0] bits */ 4596 #define RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000001 */ 4597 #define RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000002 */ 4598 4599 /*!< USART2 Clock source selection */ 4600 #define RCC_CCIPR_USART2SEL_Pos (2U) 4601 #define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x0000000C */ 4602 #define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk /*!< USART2SEL[1:0] bits */ 4603 #define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000004 */ 4604 #define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000008 */ 4605 4606 /*!< LPUART1 Clock source selection */ 4607 #define RCC_CCIPR_LPUART1SEL_Pos (10U) 4608 #define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x00000C00 */ 4609 #define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk /*!< LPUART1SEL[1:0] bits */ 4610 #define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000400 */ 4611 #define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000800 */ 4612 4613 /*!< I2C1 Clock source selection */ 4614 #define RCC_CCIPR_I2C1SEL_Pos (12U) 4615 #define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00003000 */ 4616 #define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk /*!< I2C1SEL [1:0] bits */ 4617 #define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00001000 */ 4618 #define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00002000 */ 4619 4620 /*!< I2C3 Clock source selection */ 4621 #define RCC_CCIPR_I2C3SEL_Pos (16U) 4622 #define RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00030000 */ 4623 #define RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk /*!< I2C3SEL [1:0] bits */ 4624 #define RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00010000 */ 4625 #define RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00020000 */ 4626 4627 /*!< LPTIM1 Clock source selection */ 4628 #define RCC_CCIPR_LPTIM1SEL_Pos (18U) 4629 #define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x000C0000 */ 4630 #define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk /*!< LPTIM1SEL [1:0] bits */ 4631 #define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00040000 */ 4632 #define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00080000 */ 4633 4634 /*!< HSI48 Clock source selection */ 4635 #define RCC_CCIPR_HSI48SEL_Pos (26U) 4636 #define RCC_CCIPR_HSI48SEL_Msk (0x1UL << RCC_CCIPR_HSI48SEL_Pos) /*!< 0x04000000 */ 4637 #define RCC_CCIPR_HSI48SEL RCC_CCIPR_HSI48SEL_Msk /*!< HSI48 RC clock source selection bit for USB and RNG*/ 4638 4639 /* Legacy defines */ 4640 #define RCC_CCIPR_HSI48MSEL RCC_CCIPR_HSI48SEL 4641 4642 /******************* Bit definition for RCC_CSR register *******************/ 4643 #define RCC_CSR_LSION_Pos (0U) 4644 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ 4645 #define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */ 4646 #define RCC_CSR_LSIRDY_Pos (1U) 4647 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ 4648 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */ 4649 4650 #define RCC_CSR_LSEON_Pos (8U) 4651 #define RCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos) /*!< 0x00000100 */ 4652 #define RCC_CSR_LSEON RCC_CSR_LSEON_Msk /*!< External Low Speed oscillator enable */ 4653 #define RCC_CSR_LSERDY_Pos (9U) 4654 #define RCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos) /*!< 0x00000200 */ 4655 #define RCC_CSR_LSERDY RCC_CSR_LSERDY_Msk /*!< External Low Speed oscillator Ready */ 4656 #define RCC_CSR_LSEBYP_Pos (10U) 4657 #define RCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos) /*!< 0x00000400 */ 4658 #define RCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */ 4659 4660 #define RCC_CSR_LSEDRV_Pos (11U) 4661 #define RCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001800 */ 4662 #define RCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */ 4663 #define RCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00000800 */ 4664 #define RCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001000 */ 4665 4666 #define RCC_CSR_LSECSSON_Pos (13U) 4667 #define RCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos) /*!< 0x00002000 */ 4668 #define RCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk /*!< External Low Speed oscillator CSS Enable */ 4669 #define RCC_CSR_LSECSSD_Pos (14U) 4670 #define RCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos) /*!< 0x00004000 */ 4671 #define RCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk /*!< External Low Speed oscillator CSS Detected */ 4672 4673 /*!< RTC configuration */ 4674 #define RCC_CSR_RTCSEL_Pos (16U) 4675 #define RCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00030000 */ 4676 #define RCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */ 4677 #define RCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00010000 */ 4678 #define RCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00020000 */ 4679 4680 #define RCC_CSR_RTCSEL_NOCLOCK (0x00000000U) /*!< No clock */ 4681 #define RCC_CSR_RTCSEL_LSE_Pos (16U) 4682 #define RCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos) /*!< 0x00010000 */ 4683 #define RCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk /*!< LSE oscillator clock used as RTC clock */ 4684 #define RCC_CSR_RTCSEL_LSI_Pos (17U) 4685 #define RCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos) /*!< 0x00020000 */ 4686 #define RCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk /*!< LSI oscillator clock used as RTC clock */ 4687 #define RCC_CSR_RTCSEL_HSE_Pos (16U) 4688 #define RCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos) /*!< 0x00030000 */ 4689 #define RCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk /*!< HSE oscillator clock used as RTC clock */ 4690 4691 #define RCC_CSR_RTCEN_Pos (18U) 4692 #define RCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos) /*!< 0x00040000 */ 4693 #define RCC_CSR_RTCEN RCC_CSR_RTCEN_Msk /*!< RTC clock enable */ 4694 #define RCC_CSR_RTCRST_Pos (19U) 4695 #define RCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos) /*!< 0x00080000 */ 4696 #define RCC_CSR_RTCRST RCC_CSR_RTCRST_Msk /*!< RTC software reset */ 4697 4698 #define RCC_CSR_RMVF_Pos (23U) 4699 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x00800000 */ 4700 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */ 4701 #define RCC_CSR_FWRSTF_Pos (24U) 4702 #define RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos) /*!< 0x01000000 */ 4703 #define RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk /*!< Mifare Firewall reset flag */ 4704 #define RCC_CSR_OBLRSTF_Pos (25U) 4705 #define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */ 4706 #define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk /*!< OBL reset flag */ 4707 #define RCC_CSR_PINRSTF_Pos (26U) 4708 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ 4709 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */ 4710 #define RCC_CSR_PORRSTF_Pos (27U) 4711 #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ 4712 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */ 4713 #define RCC_CSR_SFTRSTF_Pos (28U) 4714 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ 4715 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */ 4716 #define RCC_CSR_IWDGRSTF_Pos (29U) 4717 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ 4718 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */ 4719 #define RCC_CSR_WWDGRSTF_Pos (30U) 4720 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ 4721 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */ 4722 #define RCC_CSR_LPWRRSTF_Pos (31U) 4723 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ 4724 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */ 4725 4726 /* Reference defines */ 4727 #define RCC_CSR_OBL RCC_CSR_OBLRSTF /*!< OBL reset flag */ 4728 4729 4730 /******************************************************************************/ 4731 /* */ 4732 /* RNG */ 4733 /* */ 4734 /******************************************************************************/ 4735 /******************** Bits definition for RNG_CR register *******************/ 4736 #define RNG_CR_RNGEN_Pos (2U) 4737 #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */ 4738 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk 4739 #define RNG_CR_IE_Pos (3U) 4740 #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */ 4741 #define RNG_CR_IE RNG_CR_IE_Msk 4742 4743 /******************** Bits definition for RNG_SR register *******************/ 4744 #define RNG_SR_DRDY_Pos (0U) 4745 #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */ 4746 #define RNG_SR_DRDY RNG_SR_DRDY_Msk 4747 #define RNG_SR_CECS_Pos (1U) 4748 #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */ 4749 #define RNG_SR_CECS RNG_SR_CECS_Msk 4750 #define RNG_SR_SECS_Pos (2U) 4751 #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */ 4752 #define RNG_SR_SECS RNG_SR_SECS_Msk 4753 #define RNG_SR_CEIS_Pos (5U) 4754 #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */ 4755 #define RNG_SR_CEIS RNG_SR_CEIS_Msk 4756 #define RNG_SR_SEIS_Pos (6U) 4757 #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */ 4758 #define RNG_SR_SEIS RNG_SR_SEIS_Msk 4759 4760 /******************************************************************************/ 4761 /* */ 4762 /* Real-Time Clock (RTC) */ 4763 /* */ 4764 /******************************************************************************/ 4765 /* 4766 * @brief Specific device feature definitions 4767 */ 4768 #define RTC_TAMPER1_SUPPORT 4769 #define RTC_TAMPER2_SUPPORT 4770 #define RTC_TAMPER3_SUPPORT 4771 #define RTC_WAKEUP_SUPPORT 4772 #define RTC_BACKUP_SUPPORT 4773 4774 /******************** Bits definition for RTC_TR register *******************/ 4775 #define RTC_TR_PM_Pos (22U) 4776 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ 4777 #define RTC_TR_PM RTC_TR_PM_Msk /*!< */ 4778 #define RTC_TR_HT_Pos (20U) 4779 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ 4780 #define RTC_TR_HT RTC_TR_HT_Msk /*!< */ 4781 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ 4782 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ 4783 #define RTC_TR_HU_Pos (16U) 4784 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ 4785 #define RTC_TR_HU RTC_TR_HU_Msk /*!< */ 4786 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ 4787 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ 4788 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ 4789 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ 4790 #define RTC_TR_MNT_Pos (12U) 4791 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ 4792 #define RTC_TR_MNT RTC_TR_MNT_Msk /*!< */ 4793 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ 4794 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ 4795 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ 4796 #define RTC_TR_MNU_Pos (8U) 4797 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ 4798 #define RTC_TR_MNU RTC_TR_MNU_Msk /*!< */ 4799 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ 4800 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ 4801 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ 4802 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ 4803 #define RTC_TR_ST_Pos (4U) 4804 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ 4805 #define RTC_TR_ST RTC_TR_ST_Msk /*!< */ 4806 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ 4807 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ 4808 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ 4809 #define RTC_TR_SU_Pos (0U) 4810 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ 4811 #define RTC_TR_SU RTC_TR_SU_Msk /*!< */ 4812 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ 4813 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ 4814 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ 4815 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ 4816 4817 /******************** Bits definition for RTC_DR register *******************/ 4818 #define RTC_DR_YT_Pos (20U) 4819 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ 4820 #define RTC_DR_YT RTC_DR_YT_Msk /*!< */ 4821 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ 4822 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ 4823 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ 4824 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ 4825 #define RTC_DR_YU_Pos (16U) 4826 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ 4827 #define RTC_DR_YU RTC_DR_YU_Msk /*!< */ 4828 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ 4829 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ 4830 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ 4831 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ 4832 #define RTC_DR_WDU_Pos (13U) 4833 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ 4834 #define RTC_DR_WDU RTC_DR_WDU_Msk /*!< */ 4835 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ 4836 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ 4837 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ 4838 #define RTC_DR_MT_Pos (12U) 4839 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ 4840 #define RTC_DR_MT RTC_DR_MT_Msk /*!< */ 4841 #define RTC_DR_MU_Pos (8U) 4842 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ 4843 #define RTC_DR_MU RTC_DR_MU_Msk /*!< */ 4844 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ 4845 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ 4846 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ 4847 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ 4848 #define RTC_DR_DT_Pos (4U) 4849 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ 4850 #define RTC_DR_DT RTC_DR_DT_Msk /*!< */ 4851 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ 4852 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ 4853 #define RTC_DR_DU_Pos (0U) 4854 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ 4855 #define RTC_DR_DU RTC_DR_DU_Msk /*!< */ 4856 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ 4857 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ 4858 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ 4859 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ 4860 4861 /******************** Bits definition for RTC_CR register *******************/ 4862 #define RTC_CR_COE_Pos (23U) 4863 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ 4864 #define RTC_CR_COE RTC_CR_COE_Msk /*!< */ 4865 #define RTC_CR_OSEL_Pos (21U) 4866 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ 4867 #define RTC_CR_OSEL RTC_CR_OSEL_Msk /*!< */ 4868 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ 4869 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ 4870 #define RTC_CR_POL_Pos (20U) 4871 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ 4872 #define RTC_CR_POL RTC_CR_POL_Msk /*!< */ 4873 #define RTC_CR_COSEL_Pos (19U) 4874 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ 4875 #define RTC_CR_COSEL RTC_CR_COSEL_Msk /*!< */ 4876 #define RTC_CR_BKP_Pos (18U) 4877 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ 4878 #define RTC_CR_BKP RTC_CR_BKP_Msk /*!< */ 4879 #define RTC_CR_SUB1H_Pos (17U) 4880 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ 4881 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk /*!< */ 4882 #define RTC_CR_ADD1H_Pos (16U) 4883 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ 4884 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk /*!< */ 4885 #define RTC_CR_TSIE_Pos (15U) 4886 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ 4887 #define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< */ 4888 #define RTC_CR_WUTIE_Pos (14U) 4889 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ 4890 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< */ 4891 #define RTC_CR_ALRBIE_Pos (13U) 4892 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ 4893 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk /*!< */ 4894 #define RTC_CR_ALRAIE_Pos (12U) 4895 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ 4896 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk /*!< */ 4897 #define RTC_CR_TSE_Pos (11U) 4898 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ 4899 #define RTC_CR_TSE RTC_CR_TSE_Msk /*!< */ 4900 #define RTC_CR_WUTE_Pos (10U) 4901 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ 4902 #define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< */ 4903 #define RTC_CR_ALRBE_Pos (9U) 4904 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ 4905 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk /*!< */ 4906 #define RTC_CR_ALRAE_Pos (8U) 4907 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ 4908 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk /*!< */ 4909 #define RTC_CR_FMT_Pos (6U) 4910 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ 4911 #define RTC_CR_FMT RTC_CR_FMT_Msk /*!< */ 4912 #define RTC_CR_BYPSHAD_Pos (5U) 4913 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ 4914 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk /*!< */ 4915 #define RTC_CR_REFCKON_Pos (4U) 4916 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ 4917 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk /*!< */ 4918 #define RTC_CR_TSEDGE_Pos (3U) 4919 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ 4920 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< */ 4921 #define RTC_CR_WUCKSEL_Pos (0U) 4922 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ 4923 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< */ 4924 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ 4925 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ 4926 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ 4927 4928 /******************** Bits definition for RTC_ISR register ******************/ 4929 #define RTC_ISR_RECALPF_Pos (16U) 4930 #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ 4931 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk /*!< */ 4932 #define RTC_ISR_TAMP3F_Pos (15U) 4933 #define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) /*!< 0x00008000 */ 4934 #define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk /*!< */ 4935 #define RTC_ISR_TAMP2F_Pos (14U) 4936 #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ 4937 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk /*!< */ 4938 #define RTC_ISR_TAMP1F_Pos (13U) 4939 #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ 4940 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk /*!< */ 4941 #define RTC_ISR_TSOVF_Pos (12U) 4942 #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ 4943 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk /*!< */ 4944 #define RTC_ISR_TSF_Pos (11U) 4945 #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ 4946 #define RTC_ISR_TSF RTC_ISR_TSF_Msk /*!< */ 4947 #define RTC_ISR_WUTF_Pos (10U) 4948 #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ 4949 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk /*!< */ 4950 #define RTC_ISR_ALRBF_Pos (9U) 4951 #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ 4952 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk /*!< */ 4953 #define RTC_ISR_ALRAF_Pos (8U) 4954 #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ 4955 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk /*!< */ 4956 #define RTC_ISR_INIT_Pos (7U) 4957 #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ 4958 #define RTC_ISR_INIT RTC_ISR_INIT_Msk /*!< */ 4959 #define RTC_ISR_INITF_Pos (6U) 4960 #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ 4961 #define RTC_ISR_INITF RTC_ISR_INITF_Msk /*!< */ 4962 #define RTC_ISR_RSF_Pos (5U) 4963 #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ 4964 #define RTC_ISR_RSF RTC_ISR_RSF_Msk /*!< */ 4965 #define RTC_ISR_INITS_Pos (4U) 4966 #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ 4967 #define RTC_ISR_INITS RTC_ISR_INITS_Msk /*!< */ 4968 #define RTC_ISR_SHPF_Pos (3U) 4969 #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ 4970 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk /*!< */ 4971 #define RTC_ISR_WUTWF_Pos (2U) 4972 #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ 4973 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk /*!< */ 4974 #define RTC_ISR_ALRBWF_Pos (1U) 4975 #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ 4976 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk /*!< */ 4977 #define RTC_ISR_ALRAWF_Pos (0U) 4978 #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ 4979 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk /*!< */ 4980 4981 /******************** Bits definition for RTC_PRER register *****************/ 4982 #define RTC_PRER_PREDIV_A_Pos (16U) 4983 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ 4984 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk /*!< */ 4985 #define RTC_PRER_PREDIV_S_Pos (0U) 4986 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ 4987 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk /*!< */ 4988 4989 /******************** Bits definition for RTC_WUTR register *****************/ 4990 #define RTC_WUTR_WUT_Pos (0U) 4991 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ 4992 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk 4993 4994 /******************** Bits definition for RTC_ALRMAR register ***************/ 4995 #define RTC_ALRMAR_MSK4_Pos (31U) 4996 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ 4997 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk /*!< */ 4998 #define RTC_ALRMAR_WDSEL_Pos (30U) 4999 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ 5000 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk /*!< */ 5001 #define RTC_ALRMAR_DT_Pos (28U) 5002 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ 5003 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk /*!< */ 5004 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ 5005 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ 5006 #define RTC_ALRMAR_DU_Pos (24U) 5007 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ 5008 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk /*!< */ 5009 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ 5010 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ 5011 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ 5012 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ 5013 #define RTC_ALRMAR_MSK3_Pos (23U) 5014 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ 5015 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk /*!< */ 5016 #define RTC_ALRMAR_PM_Pos (22U) 5017 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ 5018 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk /*!< */ 5019 #define RTC_ALRMAR_HT_Pos (20U) 5020 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ 5021 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk /*!< */ 5022 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ 5023 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ 5024 #define RTC_ALRMAR_HU_Pos (16U) 5025 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ 5026 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk /*!< */ 5027 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ 5028 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ 5029 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ 5030 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ 5031 #define RTC_ALRMAR_MSK2_Pos (15U) 5032 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ 5033 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk /*!< */ 5034 #define RTC_ALRMAR_MNT_Pos (12U) 5035 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ 5036 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk /*!< */ 5037 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ 5038 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ 5039 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ 5040 #define RTC_ALRMAR_MNU_Pos (8U) 5041 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ 5042 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk /*!< */ 5043 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ 5044 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ 5045 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ 5046 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ 5047 #define RTC_ALRMAR_MSK1_Pos (7U) 5048 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ 5049 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk /*!< */ 5050 #define RTC_ALRMAR_ST_Pos (4U) 5051 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ 5052 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk /*!< */ 5053 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ 5054 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ 5055 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ 5056 #define RTC_ALRMAR_SU_Pos (0U) 5057 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ 5058 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk /*!< */ 5059 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ 5060 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ 5061 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ 5062 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ 5063 5064 /******************** Bits definition for RTC_ALRMBR register ***************/ 5065 #define RTC_ALRMBR_MSK4_Pos (31U) 5066 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ 5067 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk /*!< */ 5068 #define RTC_ALRMBR_WDSEL_Pos (30U) 5069 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ 5070 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk /*!< */ 5071 #define RTC_ALRMBR_DT_Pos (28U) 5072 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ 5073 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk /*!< */ 5074 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ 5075 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ 5076 #define RTC_ALRMBR_DU_Pos (24U) 5077 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ 5078 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk /*!< */ 5079 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ 5080 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ 5081 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ 5082 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ 5083 #define RTC_ALRMBR_MSK3_Pos (23U) 5084 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ 5085 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk /*!< */ 5086 #define RTC_ALRMBR_PM_Pos (22U) 5087 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ 5088 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk /*!< */ 5089 #define RTC_ALRMBR_HT_Pos (20U) 5090 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ 5091 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk /*!< */ 5092 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ 5093 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ 5094 #define RTC_ALRMBR_HU_Pos (16U) 5095 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ 5096 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk /*!< */ 5097 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ 5098 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ 5099 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ 5100 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ 5101 #define RTC_ALRMBR_MSK2_Pos (15U) 5102 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ 5103 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk /*!< */ 5104 #define RTC_ALRMBR_MNT_Pos (12U) 5105 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ 5106 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk /*!< */ 5107 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ 5108 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ 5109 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ 5110 #define RTC_ALRMBR_MNU_Pos (8U) 5111 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ 5112 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk /*!< */ 5113 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ 5114 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ 5115 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ 5116 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ 5117 #define RTC_ALRMBR_MSK1_Pos (7U) 5118 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ 5119 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk /*!< */ 5120 #define RTC_ALRMBR_ST_Pos (4U) 5121 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ 5122 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk /*!< */ 5123 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ 5124 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ 5125 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ 5126 #define RTC_ALRMBR_SU_Pos (0U) 5127 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ 5128 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk /*!< */ 5129 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ 5130 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ 5131 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ 5132 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ 5133 5134 /******************** Bits definition for RTC_WPR register ******************/ 5135 #define RTC_WPR_KEY_Pos (0U) 5136 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ 5137 #define RTC_WPR_KEY RTC_WPR_KEY_Msk /*!< */ 5138 5139 /******************** Bits definition for RTC_SSR register ******************/ 5140 #define RTC_SSR_SS_Pos (0U) 5141 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ 5142 #define RTC_SSR_SS RTC_SSR_SS_Msk /*!< */ 5143 5144 /******************** Bits definition for RTC_SHIFTR register ***************/ 5145 #define RTC_SHIFTR_SUBFS_Pos (0U) 5146 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ 5147 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk /*!< */ 5148 #define RTC_SHIFTR_ADD1S_Pos (31U) 5149 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ 5150 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk /*!< */ 5151 5152 /******************** Bits definition for RTC_TSTR register *****************/ 5153 #define RTC_TSTR_PM_Pos (22U) 5154 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ 5155 #define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< */ 5156 #define RTC_TSTR_HT_Pos (20U) 5157 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ 5158 #define RTC_TSTR_HT RTC_TSTR_HT_Msk /*!< */ 5159 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ 5160 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ 5161 #define RTC_TSTR_HU_Pos (16U) 5162 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ 5163 #define RTC_TSTR_HU RTC_TSTR_HU_Msk /*!< */ 5164 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ 5165 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ 5166 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ 5167 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ 5168 #define RTC_TSTR_MNT_Pos (12U) 5169 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ 5170 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk /*!< */ 5171 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ 5172 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ 5173 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ 5174 #define RTC_TSTR_MNU_Pos (8U) 5175 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ 5176 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk /*!< */ 5177 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ 5178 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ 5179 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ 5180 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ 5181 #define RTC_TSTR_ST_Pos (4U) 5182 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ 5183 #define RTC_TSTR_ST RTC_TSTR_ST_Msk /*!< */ 5184 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ 5185 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ 5186 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ 5187 #define RTC_TSTR_SU_Pos (0U) 5188 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ 5189 #define RTC_TSTR_SU RTC_TSTR_SU_Msk /*!< */ 5190 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ 5191 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ 5192 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ 5193 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ 5194 5195 /******************** Bits definition for RTC_TSDR register *****************/ 5196 #define RTC_TSDR_WDU_Pos (13U) 5197 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ 5198 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< */ 5199 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ 5200 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ 5201 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ 5202 #define RTC_TSDR_MT_Pos (12U) 5203 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ 5204 #define RTC_TSDR_MT RTC_TSDR_MT_Msk /*!< */ 5205 #define RTC_TSDR_MU_Pos (8U) 5206 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ 5207 #define RTC_TSDR_MU RTC_TSDR_MU_Msk /*!< */ 5208 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ 5209 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ 5210 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ 5211 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ 5212 #define RTC_TSDR_DT_Pos (4U) 5213 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ 5214 #define RTC_TSDR_DT RTC_TSDR_DT_Msk /*!< */ 5215 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ 5216 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ 5217 #define RTC_TSDR_DU_Pos (0U) 5218 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ 5219 #define RTC_TSDR_DU RTC_TSDR_DU_Msk /*!< */ 5220 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ 5221 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ 5222 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ 5223 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ 5224 5225 /******************** Bits definition for RTC_TSSSR register ****************/ 5226 #define RTC_TSSSR_SS_Pos (0U) 5227 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ 5228 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk 5229 5230 /******************** Bits definition for RTC_CALR register *****************/ 5231 #define RTC_CALR_CALP_Pos (15U) 5232 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ 5233 #define RTC_CALR_CALP RTC_CALR_CALP_Msk /*!< */ 5234 #define RTC_CALR_CALW8_Pos (14U) 5235 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ 5236 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk /*!< */ 5237 #define RTC_CALR_CALW16_Pos (13U) 5238 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ 5239 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk /*!< */ 5240 #define RTC_CALR_CALM_Pos (0U) 5241 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ 5242 #define RTC_CALR_CALM RTC_CALR_CALM_Msk /*!< */ 5243 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ 5244 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ 5245 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ 5246 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ 5247 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ 5248 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ 5249 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ 5250 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ 5251 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ 5252 5253 /* Legacy defines */ 5254 #define RTC_CAL_CALP RTC_CALR_CALP 5255 #define RTC_CAL_CALW8 RTC_CALR_CALW8 5256 #define RTC_CAL_CALW16 RTC_CALR_CALW16 5257 #define RTC_CAL_CALM RTC_CALR_CALM 5258 #define RTC_CAL_CALM_0 RTC_CALR_CALM_0 5259 #define RTC_CAL_CALM_1 RTC_CALR_CALM_1 5260 #define RTC_CAL_CALM_2 RTC_CALR_CALM_2 5261 #define RTC_CAL_CALM_3 RTC_CALR_CALM_3 5262 #define RTC_CAL_CALM_4 RTC_CALR_CALM_4 5263 #define RTC_CAL_CALM_5 RTC_CALR_CALM_5 5264 #define RTC_CAL_CALM_6 RTC_CALR_CALM_6 5265 #define RTC_CAL_CALM_7 RTC_CALR_CALM_7 5266 #define RTC_CAL_CALM_8 RTC_CALR_CALM_8 5267 5268 /******************** Bits definition for RTC_TAMPCR register ****************/ 5269 #define RTC_TAMPCR_TAMP3MF_Pos (24U) 5270 #define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) /*!< 0x01000000 */ 5271 #define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk /*!< */ 5272 #define RTC_TAMPCR_TAMP3NOERASE_Pos (23U) 5273 #define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) /*!< 0x00800000 */ 5274 #define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk /*!< */ 5275 #define RTC_TAMPCR_TAMP3IE_Pos (22U) 5276 #define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) /*!< 0x00400000 */ 5277 #define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk /*!< */ 5278 #define RTC_TAMPCR_TAMP2MF_Pos (21U) 5279 #define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) /*!< 0x00200000 */ 5280 #define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk /*!< */ 5281 #define RTC_TAMPCR_TAMP2NOERASE_Pos (20U) 5282 #define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) /*!< 0x00100000 */ 5283 #define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk /*!< */ 5284 #define RTC_TAMPCR_TAMP2IE_Pos (19U) 5285 #define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) /*!< 0x00080000 */ 5286 #define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk /*!< */ 5287 #define RTC_TAMPCR_TAMP1MF_Pos (18U) 5288 #define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) /*!< 0x00040000 */ 5289 #define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk /*!< */ 5290 #define RTC_TAMPCR_TAMP1NOERASE_Pos (17U) 5291 #define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) /*!< 0x00020000 */ 5292 #define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk /*!< */ 5293 #define RTC_TAMPCR_TAMP1IE_Pos (16U) 5294 #define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) /*!< 0x00010000 */ 5295 #define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk /*!< */ 5296 #define RTC_TAMPCR_TAMPPUDIS_Pos (15U) 5297 #define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ 5298 #define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk /*!< */ 5299 #define RTC_TAMPCR_TAMPPRCH_Pos (13U) 5300 #define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00006000 */ 5301 #define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk /*!< */ 5302 #define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00002000 */ 5303 #define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00004000 */ 5304 #define RTC_TAMPCR_TAMPFLT_Pos (11U) 5305 #define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001800 */ 5306 #define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk /*!< */ 5307 #define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00000800 */ 5308 #define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001000 */ 5309 #define RTC_TAMPCR_TAMPFREQ_Pos (8U) 5310 #define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000700 */ 5311 #define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk /*!< */ 5312 #define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000100 */ 5313 #define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000200 */ 5314 #define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000400 */ 5315 #define RTC_TAMPCR_TAMPTS_Pos (7U) 5316 #define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) /*!< 0x00000080 */ 5317 #define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk /*!< */ 5318 #define RTC_TAMPCR_TAMP3TRG_Pos (6U) 5319 #define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) /*!< 0x00000040 */ 5320 #define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk /*!< */ 5321 #define RTC_TAMPCR_TAMP3E_Pos (5U) 5322 #define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) /*!< 0x00000020 */ 5323 #define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk /*!< */ 5324 #define RTC_TAMPCR_TAMP2TRG_Pos (4U) 5325 #define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) /*!< 0x00000010 */ 5326 #define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk /*!< */ 5327 #define RTC_TAMPCR_TAMP2E_Pos (3U) 5328 #define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) /*!< 0x00000008 */ 5329 #define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk /*!< */ 5330 #define RTC_TAMPCR_TAMPIE_Pos (2U) 5331 #define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) /*!< 0x00000004 */ 5332 #define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk /*!< */ 5333 #define RTC_TAMPCR_TAMP1TRG_Pos (1U) 5334 #define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) /*!< 0x00000002 */ 5335 #define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk /*!< */ 5336 #define RTC_TAMPCR_TAMP1E_Pos (0U) 5337 #define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) /*!< 0x00000001 */ 5338 #define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk /*!< */ 5339 5340 /******************** Bits definition for RTC_ALRMASSR register *************/ 5341 #define RTC_ALRMASSR_MASKSS_Pos (24U) 5342 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ 5343 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk 5344 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ 5345 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ 5346 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ 5347 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ 5348 #define RTC_ALRMASSR_SS_Pos (0U) 5349 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ 5350 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk 5351 5352 /******************** Bits definition for RTC_ALRMBSSR register *************/ 5353 #define RTC_ALRMBSSR_MASKSS_Pos (24U) 5354 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ 5355 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk 5356 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ 5357 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ 5358 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ 5359 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ 5360 #define RTC_ALRMBSSR_SS_Pos (0U) 5361 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ 5362 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk 5363 5364 /******************** Bits definition for RTC_OR register ****************/ 5365 #define RTC_OR_OUT_RMP_Pos (1U) 5366 #define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) /*!< 0x00000002 */ 5367 #define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk /*!< */ 5368 #define RTC_OR_ALARMOUTTYPE_Pos (0U) 5369 #define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) /*!< 0x00000001 */ 5370 #define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk /*!< */ 5371 5372 /* Legacy defines */ 5373 #define RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP 5374 5375 /******************** Bits definition for RTC_BKP0R register ****************/ 5376 #define RTC_BKP0R_Pos (0U) 5377 #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ 5378 #define RTC_BKP0R RTC_BKP0R_Msk /*!< */ 5379 5380 /******************** Bits definition for RTC_BKP1R register ****************/ 5381 #define RTC_BKP1R_Pos (0U) 5382 #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ 5383 #define RTC_BKP1R RTC_BKP1R_Msk /*!< */ 5384 5385 /******************** Bits definition for RTC_BKP2R register ****************/ 5386 #define RTC_BKP2R_Pos (0U) 5387 #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ 5388 #define RTC_BKP2R RTC_BKP2R_Msk /*!< */ 5389 5390 /******************** Bits definition for RTC_BKP3R register ****************/ 5391 #define RTC_BKP3R_Pos (0U) 5392 #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ 5393 #define RTC_BKP3R RTC_BKP3R_Msk /*!< */ 5394 5395 /******************** Bits definition for RTC_BKP4R register ****************/ 5396 #define RTC_BKP4R_Pos (0U) 5397 #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ 5398 #define RTC_BKP4R RTC_BKP4R_Msk /*!< */ 5399 5400 /******************** Number of backup registers ******************************/ 5401 #define RTC_BKP_NUMBER (0x00000005U) /*!< */ 5402 5403 /******************************************************************************/ 5404 /* */ 5405 /* Serial Peripheral Interface (SPI) */ 5406 /* */ 5407 /******************************************************************************/ 5408 5409 /* 5410 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5411 */ 5412 #define SPI_I2S_SUPPORT /*!< I2S support */ 5413 5414 /******************* Bit definition for SPI_CR1 register ********************/ 5415 #define SPI_CR1_CPHA_Pos (0U) 5416 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ 5417 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ 5418 #define SPI_CR1_CPOL_Pos (1U) 5419 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ 5420 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */ 5421 #define SPI_CR1_MSTR_Pos (2U) 5422 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ 5423 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */ 5424 #define SPI_CR1_BR_Pos (3U) 5425 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ 5426 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */ 5427 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ 5428 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ 5429 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ 5430 #define SPI_CR1_SPE_Pos (6U) 5431 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ 5432 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */ 5433 #define SPI_CR1_LSBFIRST_Pos (7U) 5434 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ 5435 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */ 5436 #define SPI_CR1_SSI_Pos (8U) 5437 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ 5438 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */ 5439 #define SPI_CR1_SSM_Pos (9U) 5440 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ 5441 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */ 5442 #define SPI_CR1_RXONLY_Pos (10U) 5443 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ 5444 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */ 5445 #define SPI_CR1_DFF_Pos (11U) 5446 #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ 5447 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */ 5448 #define SPI_CR1_CRCNEXT_Pos (12U) 5449 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ 5450 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */ 5451 #define SPI_CR1_CRCEN_Pos (13U) 5452 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ 5453 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */ 5454 #define SPI_CR1_BIDIOE_Pos (14U) 5455 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ 5456 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */ 5457 #define SPI_CR1_BIDIMODE_Pos (15U) 5458 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ 5459 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */ 5460 5461 /******************* Bit definition for SPI_CR2 register ********************/ 5462 #define SPI_CR2_RXDMAEN_Pos (0U) 5463 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ 5464 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */ 5465 #define SPI_CR2_TXDMAEN_Pos (1U) 5466 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ 5467 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */ 5468 #define SPI_CR2_SSOE_Pos (2U) 5469 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ 5470 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */ 5471 #define SPI_CR2_FRF_Pos (4U) 5472 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ 5473 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!< Frame Format Enable */ 5474 #define SPI_CR2_ERRIE_Pos (5U) 5475 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ 5476 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */ 5477 #define SPI_CR2_RXNEIE_Pos (6U) 5478 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ 5479 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */ 5480 #define SPI_CR2_TXEIE_Pos (7U) 5481 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ 5482 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */ 5483 5484 /******************** Bit definition for SPI_SR register ********************/ 5485 #define SPI_SR_RXNE_Pos (0U) 5486 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ 5487 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */ 5488 #define SPI_SR_TXE_Pos (1U) 5489 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ 5490 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */ 5491 #define SPI_SR_CHSIDE_Pos (2U) 5492 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ 5493 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ 5494 #define SPI_SR_UDR_Pos (3U) 5495 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ 5496 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */ 5497 #define SPI_SR_CRCERR_Pos (4U) 5498 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ 5499 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */ 5500 #define SPI_SR_MODF_Pos (5U) 5501 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ 5502 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */ 5503 #define SPI_SR_OVR_Pos (6U) 5504 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ 5505 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */ 5506 #define SPI_SR_BSY_Pos (7U) 5507 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ 5508 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */ 5509 #define SPI_SR_FRE_Pos (8U) 5510 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ 5511 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!< TI frame format error */ 5512 5513 /******************** Bit definition for SPI_DR register ********************/ 5514 #define SPI_DR_DR_Pos (0U) 5515 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ 5516 #define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */ 5517 5518 /******************* Bit definition for SPI_CRCPR register ******************/ 5519 #define SPI_CRCPR_CRCPOLY_Pos (0U) 5520 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ 5521 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */ 5522 5523 /****************** Bit definition for SPI_RXCRCR register ******************/ 5524 #define SPI_RXCRCR_RXCRC_Pos (0U) 5525 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ 5526 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */ 5527 5528 /****************** Bit definition for SPI_TXCRCR register ******************/ 5529 #define SPI_TXCRCR_TXCRC_Pos (0U) 5530 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ 5531 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */ 5532 5533 /****************** Bit definition for SPI_I2SCFGR register *****************/ 5534 #define SPI_I2SCFGR_CHLEN_Pos (0U) 5535 #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */ 5536 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */ 5537 #define SPI_I2SCFGR_DATLEN_Pos (1U) 5538 #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */ 5539 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */ 5540 #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */ 5541 #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */ 5542 #define SPI_I2SCFGR_CKPOL_Pos (3U) 5543 #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */ 5544 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */ 5545 #define SPI_I2SCFGR_I2SSTD_Pos (4U) 5546 #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */ 5547 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */ 5548 #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */ 5549 #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */ 5550 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) 5551 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */ 5552 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */ 5553 #define SPI_I2SCFGR_I2SCFG_Pos (8U) 5554 #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */ 5555 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */ 5556 #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */ 5557 #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */ 5558 #define SPI_I2SCFGR_I2SE_Pos (10U) 5559 #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */ 5560 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */ 5561 #define SPI_I2SCFGR_I2SMOD_Pos (11U) 5562 #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */ 5563 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */ 5564 #define SPI_I2SCFGR_ASTRTEN_Pos (12U) 5565 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */ 5566 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */ 5567 /****************** Bit definition for SPI_I2SPR register *******************/ 5568 #define SPI_I2SPR_I2SDIV_Pos (0U) 5569 #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */ 5570 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */ 5571 #define SPI_I2SPR_ODD_Pos (8U) 5572 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */ 5573 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */ 5574 #define SPI_I2SPR_MCKOE_Pos (9U) 5575 #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */ 5576 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */ 5577 5578 /******************************************************************************/ 5579 /* */ 5580 /* System Configuration (SYSCFG) */ 5581 /* */ 5582 /******************************************************************************/ 5583 /***************** Bit definition for SYSCFG_CFGR1 register ****************/ 5584 #define SYSCFG_CFGR1_MEM_MODE_Pos (0U) 5585 #define SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */ 5586 #define SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ 5587 #define SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */ 5588 #define SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */ 5589 #define SYSCFG_CFGR1_UFB_Pos (3U) 5590 #define SYSCFG_CFGR1_UFB_Msk (0x1UL << SYSCFG_CFGR1_UFB_Pos) /*!< 0x00000008 */ 5591 #define SYSCFG_CFGR1_UFB SYSCFG_CFGR1_UFB_Msk /*!< User bank swapping */ 5592 #define SYSCFG_CFGR1_BOOT_MODE_Pos (8U) 5593 #define SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000300 */ 5594 #define SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk /*!< SYSCFG_Boot mode Config */ 5595 #define SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000100 */ 5596 #define SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000200 */ 5597 5598 /***************** Bit definition for SYSCFG_CFGR2 register ****************/ 5599 #define SYSCFG_CFGR2_FWDISEN_Pos (0U) 5600 #define SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos) /*!< 0x00000001 */ 5601 #define SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk /*!< Firewall disable bit */ 5602 #define SYSCFG_CFGR2_I2C_PB6_FMP_Pos (8U) 5603 #define SYSCFG_CFGR2_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB6_FMP_Pos) /*!< 0x00000100 */ 5604 #define SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_CFGR2_I2C_PB6_FMP_Msk /*!< I2C PB6 Fast mode plus */ 5605 #define SYSCFG_CFGR2_I2C_PB7_FMP_Pos (9U) 5606 #define SYSCFG_CFGR2_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB7_FMP_Pos) /*!< 0x00000200 */ 5607 #define SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_CFGR2_I2C_PB7_FMP_Msk /*!< I2C PB7 Fast mode plus */ 5608 #define SYSCFG_CFGR2_I2C_PB8_FMP_Pos (10U) 5609 #define SYSCFG_CFGR2_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB8_FMP_Pos) /*!< 0x00000400 */ 5610 #define SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_CFGR2_I2C_PB8_FMP_Msk /*!< I2C PB8 Fast mode plus */ 5611 #define SYSCFG_CFGR2_I2C_PB9_FMP_Pos (11U) 5612 #define SYSCFG_CFGR2_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB9_FMP_Pos) /*!< 0x00000800 */ 5613 #define SYSCFG_CFGR2_I2C_PB9_FMP SYSCFG_CFGR2_I2C_PB9_FMP_Msk /*!< I2C PB9 Fast mode plus */ 5614 #define SYSCFG_CFGR2_I2C1_FMP_Pos (12U) 5615 #define SYSCFG_CFGR2_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C1_FMP_Pos) /*!< 0x00001000 */ 5616 #define SYSCFG_CFGR2_I2C1_FMP SYSCFG_CFGR2_I2C1_FMP_Msk /*!< I2C1 Fast mode plus */ 5617 #define SYSCFG_CFGR2_I2C2_FMP_Pos (13U) 5618 #define SYSCFG_CFGR2_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C2_FMP_Pos) /*!< 0x00002000 */ 5619 #define SYSCFG_CFGR2_I2C2_FMP SYSCFG_CFGR2_I2C2_FMP_Msk /*!< I2C2 Fast mode plus */ 5620 #define SYSCFG_CFGR2_I2C3_FMP_Pos (14U) 5621 #define SYSCFG_CFGR2_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C3_FMP_Pos) /*!< 0x00004000 */ 5622 #define SYSCFG_CFGR2_I2C3_FMP SYSCFG_CFGR2_I2C3_FMP_Msk /*!< I2C3 Fast mode plus */ 5623 5624 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ 5625 #define SYSCFG_EXTICR1_EXTI0_Pos (0U) 5626 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ 5627 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ 5628 #define SYSCFG_EXTICR1_EXTI1_Pos (4U) 5629 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ 5630 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ 5631 #define SYSCFG_EXTICR1_EXTI2_Pos (8U) 5632 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ 5633 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ 5634 #define SYSCFG_EXTICR1_EXTI3_Pos (12U) 5635 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ 5636 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ 5637 5638 /** 5639 * @brief EXTI0 configuration 5640 */ 5641 #define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) /*!< PA[0] pin */ 5642 #define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) /*!< PB[0] pin */ 5643 #define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) /*!< PC[0] pin */ 5644 #define SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) /*!< PD[0] pin */ 5645 #define SYSCFG_EXTICR1_EXTI0_PE (0x00000004U) /*!< PE[0] pin */ 5646 #define SYSCFG_EXTICR1_EXTI0_PH (0x00000005U) /*!< PH[0] pin */ 5647 5648 /** 5649 * @brief EXTI1 configuration 5650 */ 5651 #define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) /*!< PA[1] pin */ 5652 #define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) /*!< PB[1] pin */ 5653 #define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) /*!< PC[1] pin */ 5654 #define SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) /*!< PD[1] pin */ 5655 #define SYSCFG_EXTICR1_EXTI1_PE (0x00000040U) /*!< PE[1] pin */ 5656 #define SYSCFG_EXTICR1_EXTI1_PH (0x00000050U) /*!< PH[1] pin */ 5657 5658 /** 5659 * @brief EXTI2 configuration 5660 */ 5661 #define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) /*!< PA[2] pin */ 5662 #define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) /*!< PB[2] pin */ 5663 #define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) /*!< PC[2] pin */ 5664 #define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) /*!< PD[2] pin */ 5665 #define SYSCFG_EXTICR1_EXTI2_PE (0x00000400U) /*!< PE[2] pin */ 5666 5667 /** 5668 * @brief EXTI3 configuration 5669 */ 5670 #define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) /*!< PA[3] pin */ 5671 #define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) /*!< PB[3] pin */ 5672 #define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) /*!< PC[3] pin */ 5673 #define SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) /*!< PD[3] pin */ 5674 #define SYSCFG_EXTICR1_EXTI3_PE (0x00004000U) /*!< PE[3] pin */ 5675 5676 /***************** Bit definition for SYSCFG_EXTICR2 register *****************/ 5677 #define SYSCFG_EXTICR2_EXTI4_Pos (0U) 5678 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ 5679 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ 5680 #define SYSCFG_EXTICR2_EXTI5_Pos (4U) 5681 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ 5682 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ 5683 #define SYSCFG_EXTICR2_EXTI6_Pos (8U) 5684 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ 5685 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ 5686 #define SYSCFG_EXTICR2_EXTI7_Pos (12U) 5687 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ 5688 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ 5689 5690 /** 5691 * @brief EXTI4 configuration 5692 */ 5693 #define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) /*!< PA[4] pin */ 5694 #define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) /*!< PB[4] pin */ 5695 #define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) /*!< PC[4] pin */ 5696 #define SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) /*!< PD[4] pin */ 5697 #define SYSCFG_EXTICR2_EXTI4_PE (0x00000004U) /*!< PE[4] pin */ 5698 5699 /** 5700 * @brief EXTI5 configuration 5701 */ 5702 #define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) /*!< PA[5] pin */ 5703 #define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) /*!< PB[5] pin */ 5704 #define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) /*!< PC[5] pin */ 5705 #define SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) /*!< PD[5] pin */ 5706 #define SYSCFG_EXTICR2_EXTI5_PE (0x00000040U) /*!< PE[5] pin */ 5707 5708 /** 5709 * @brief EXTI6 configuration 5710 */ 5711 #define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) /*!< PA[6] pin */ 5712 #define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) /*!< PB[6] pin */ 5713 #define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) /*!< PC[6] pin */ 5714 #define SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) /*!< PD[6] pin */ 5715 #define SYSCFG_EXTICR2_EXTI6_PE (0x00000400U) /*!< PE[6] pin */ 5716 5717 /** 5718 * @brief EXTI7 configuration 5719 */ 5720 #define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) /*!< PA[7] pin */ 5721 #define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) /*!< PB[7] pin */ 5722 #define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) /*!< PC[7] pin */ 5723 #define SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) /*!< PD[7] pin */ 5724 #define SYSCFG_EXTICR2_EXTI7_PE (0x00004000U) /*!< PE[7] pin */ 5725 5726 /***************** Bit definition for SYSCFG_EXTICR3 register *****************/ 5727 #define SYSCFG_EXTICR3_EXTI8_Pos (0U) 5728 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ 5729 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ 5730 #define SYSCFG_EXTICR3_EXTI9_Pos (4U) 5731 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ 5732 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ 5733 #define SYSCFG_EXTICR3_EXTI10_Pos (8U) 5734 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ 5735 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ 5736 #define SYSCFG_EXTICR3_EXTI11_Pos (12U) 5737 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ 5738 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ 5739 5740 /** 5741 * @brief EXTI8 configuration 5742 */ 5743 #define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) /*!< PA[8] pin */ 5744 #define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) /*!< PB[8] pin */ 5745 #define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) /*!< PC[8] pin */ 5746 #define SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) /*!< PD[8] pin */ 5747 #define SYSCFG_EXTICR3_EXTI8_PE (0x00000004U) /*!< PE[8] pin */ 5748 5749 /** 5750 * @brief EXTI9 configuration 5751 */ 5752 #define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) /*!< PA[9] pin */ 5753 #define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) /*!< PB[9] pin */ 5754 #define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) /*!< PC[9] pin */ 5755 #define SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) /*!< PD[9] pin */ 5756 #define SYSCFG_EXTICR3_EXTI9_PE (0x00000040U) /*!< PE[9] pin */ 5757 #define SYSCFG_EXTICR3_EXTI9_PH (0x00000050U) /*!< PH[9] pin */ 5758 5759 /** 5760 * @brief EXTI10 configuration 5761 */ 5762 #define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) /*!< PA[10] pin */ 5763 #define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) /*!< PB[10] pin */ 5764 #define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) /*!< PC[10] pin */ 5765 #define SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) /*!< PD[10] pin */ 5766 #define SYSCFG_EXTICR3_EXTI10_PE (0x00000400U) /*!< PE[10] pin */ 5767 #define SYSCFG_EXTICR3_EXTI10_PH (0x00000500U) /*!< PH[10] pin */ 5768 5769 /** 5770 * @brief EXTI11 configuration 5771 */ 5772 #define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) /*!< PA[11] pin */ 5773 #define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) /*!< PB[11] pin */ 5774 #define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) /*!< PC[11] pin */ 5775 #define SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) /*!< PD[11] pin */ 5776 #define SYSCFG_EXTICR3_EXTI11_PE (0x00004000U) /*!< PE[11] pin */ 5777 5778 /***************** Bit definition for SYSCFG_EXTICR4 register *****************/ 5779 #define SYSCFG_EXTICR4_EXTI12_Pos (0U) 5780 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ 5781 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ 5782 #define SYSCFG_EXTICR4_EXTI13_Pos (4U) 5783 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ 5784 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ 5785 #define SYSCFG_EXTICR4_EXTI14_Pos (8U) 5786 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ 5787 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ 5788 #define SYSCFG_EXTICR4_EXTI15_Pos (12U) 5789 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ 5790 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ 5791 5792 /** 5793 * @brief EXTI12 configuration 5794 */ 5795 #define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) /*!< PA[12] pin */ 5796 #define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) /*!< PB[12] pin */ 5797 #define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) /*!< PC[12] pin */ 5798 #define SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) /*!< PD[12] pin */ 5799 #define SYSCFG_EXTICR4_EXTI12_PE (0x00000004U) /*!< PE[12] pin */ 5800 5801 /** 5802 * @brief EXTI13 configuration 5803 */ 5804 #define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) /*!< PA[13] pin */ 5805 #define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) /*!< PB[13] pin */ 5806 #define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) /*!< PC[13] pin */ 5807 #define SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) /*!< PD[13] pin */ 5808 #define SYSCFG_EXTICR4_EXTI13_PE (0x00000040U) /*!< PE[13] pin */ 5809 5810 /** 5811 * @brief EXTI14 configuration 5812 */ 5813 #define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) /*!< PA[14] pin */ 5814 #define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) /*!< PB[14] pin */ 5815 #define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) /*!< PC[14] pin */ 5816 #define SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) /*!< PD[14] pin */ 5817 #define SYSCFG_EXTICR4_EXTI14_PE (0x00000400U) /*!< PE[14] pin */ 5818 5819 /** 5820 * @brief EXTI15 configuration 5821 */ 5822 #define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) /*!< PA[15] pin */ 5823 #define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) /*!< PB[15] pin */ 5824 #define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) /*!< PC[15] pin */ 5825 #define SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) /*!< PD[15] pin */ 5826 #define SYSCFG_EXTICR4_EXTI15_PE (0x00004000U) /*!< PE[15] pin */ 5827 5828 5829 /***************** Bit definition for SYSCFG_CFGR3 register ****************/ 5830 #define SYSCFG_CFGR3_EN_VREFINT_Pos (0U) 5831 #define SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos) /*!< 0x00000100 */ 5832 #define SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk /*!< Vref Enable bit */ 5833 #define SYSCFG_CFGR3_VREF_OUT_Pos (4U) 5834 #define SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000030 */ 5835 #define SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk /*!< Verf_ADC connection bit */ 5836 #define SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000010 */ 5837 #define SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000020 */ 5838 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U) 5839 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) /*!< 0x00000100 */ 5840 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk /*!< VREFINT reference for ADC enable bit */ 5841 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U) 5842 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) /*!< 0x00000200 */ 5843 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk /*!< Sensor reference for ADC enable bit */ 5844 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U) 5845 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) /*!< 0x00001000 */ 5846 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk /*!< VREFINT reference for comparator 2 enable bit */ 5847 #define SYSCFG_CFGR3_ENREF_HSI48_Pos (13U) 5848 #define SYSCFG_CFGR3_ENREF_HSI48_Msk (0x1UL << SYSCFG_CFGR3_ENREF_HSI48_Pos) /*!< 0x00002000 */ 5849 #define SYSCFG_CFGR3_ENREF_HSI48 SYSCFG_CFGR3_ENREF_HSI48_Msk /*!< VREFINT reference or 48 MHz RC oscillator enable bit */ 5850 #define SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U) 5851 #define SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos) /*!< 0x40000000 */ 5852 #define SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk /*!< VREFINT ready flag */ 5853 #define SYSCFG_CFGR3_REF_LOCK_Pos (31U) 5854 #define SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos) /*!< 0x80000000 */ 5855 #define SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk /*!< CFGR3 lock bit */ 5856 5857 /* Legacy defines */ 5858 5859 #define SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT 5860 #define SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC 5861 #define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP 5862 #define SYSCFG_CFGR3_ENREF_RC48MHz SYSCFG_CFGR3_ENREF_HSI48 5863 #define SYSCFG_CFGR3_REF_RC48MHz_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5864 #define SYSCFG_CFGR3_REF_HSI48_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5865 #define SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5866 #define SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5867 #define SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5868 #define SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5869 5870 /******************************************************************************/ 5871 /* */ 5872 /* Timers (TIM)*/ 5873 /* */ 5874 /******************************************************************************/ 5875 /* 5876 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5877 */ 5878 #define TIM_TIM2_REMAP_HSI_SUPPORT /*!<Support remap HSI on TIM2 */ 5879 #define TIM_TIM2_REMAP_HSI48_SUPPORT /*!<Support remap HSI48 on TIM2 */ 5880 5881 /******************* Bit definition for TIM_CR1 register ********************/ 5882 #define TIM_CR1_CEN_Pos (0U) 5883 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ 5884 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ 5885 #define TIM_CR1_UDIS_Pos (1U) 5886 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ 5887 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ 5888 #define TIM_CR1_URS_Pos (2U) 5889 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ 5890 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ 5891 #define TIM_CR1_OPM_Pos (3U) 5892 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ 5893 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ 5894 #define TIM_CR1_DIR_Pos (4U) 5895 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ 5896 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ 5897 5898 #define TIM_CR1_CMS_Pos (5U) 5899 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ 5900 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ 5901 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */ 5902 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */ 5903 5904 #define TIM_CR1_ARPE_Pos (7U) 5905 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ 5906 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ 5907 5908 #define TIM_CR1_CKD_Pos (8U) 5909 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ 5910 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ 5911 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */ 5912 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */ 5913 5914 /******************* Bit definition for TIM_CR2 register ********************/ 5915 #define TIM_CR2_CCDS_Pos (3U) 5916 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ 5917 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ 5918 5919 #define TIM_CR2_MMS_Pos (4U) 5920 #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ 5921 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ 5922 #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */ 5923 #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */ 5924 #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */ 5925 5926 #define TIM_CR2_TI1S_Pos (7U) 5927 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ 5928 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ 5929 5930 /******************* Bit definition for TIM_SMCR register *******************/ 5931 #define TIM_SMCR_SMS_Pos (0U) 5932 #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ 5933 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ 5934 #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */ 5935 #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */ 5936 #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */ 5937 5938 #define TIM_SMCR_TS_Pos (4U) 5939 #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ 5940 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ 5941 #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */ 5942 #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */ 5943 #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */ 5944 5945 #define TIM_SMCR_MSM_Pos (7U) 5946 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ 5947 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ 5948 5949 #define TIM_SMCR_ETF_Pos (8U) 5950 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ 5951 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ 5952 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */ 5953 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */ 5954 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */ 5955 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */ 5956 5957 #define TIM_SMCR_ETPS_Pos (12U) 5958 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ 5959 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ 5960 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */ 5961 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */ 5962 5963 #define TIM_SMCR_ECE_Pos (14U) 5964 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ 5965 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ 5966 #define TIM_SMCR_ETP_Pos (15U) 5967 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ 5968 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ 5969 5970 /******************* Bit definition for TIM_DIER register *******************/ 5971 #define TIM_DIER_UIE_Pos (0U) 5972 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ 5973 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ 5974 #define TIM_DIER_CC1IE_Pos (1U) 5975 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ 5976 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ 5977 #define TIM_DIER_CC2IE_Pos (2U) 5978 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ 5979 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ 5980 #define TIM_DIER_CC3IE_Pos (3U) 5981 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ 5982 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ 5983 #define TIM_DIER_CC4IE_Pos (4U) 5984 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ 5985 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ 5986 #define TIM_DIER_TIE_Pos (6U) 5987 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ 5988 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ 5989 #define TIM_DIER_UDE_Pos (8U) 5990 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ 5991 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ 5992 #define TIM_DIER_CC1DE_Pos (9U) 5993 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ 5994 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ 5995 #define TIM_DIER_CC2DE_Pos (10U) 5996 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ 5997 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ 5998 #define TIM_DIER_CC3DE_Pos (11U) 5999 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ 6000 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ 6001 #define TIM_DIER_CC4DE_Pos (12U) 6002 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ 6003 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ 6004 #define TIM_DIER_TDE_Pos (14U) 6005 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ 6006 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ 6007 6008 /******************** Bit definition for TIM_SR register ********************/ 6009 #define TIM_SR_UIF_Pos (0U) 6010 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ 6011 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ 6012 #define TIM_SR_CC1IF_Pos (1U) 6013 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ 6014 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ 6015 #define TIM_SR_CC2IF_Pos (2U) 6016 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ 6017 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ 6018 #define TIM_SR_CC3IF_Pos (3U) 6019 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ 6020 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ 6021 #define TIM_SR_CC4IF_Pos (4U) 6022 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ 6023 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ 6024 #define TIM_SR_TIF_Pos (6U) 6025 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ 6026 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ 6027 #define TIM_SR_CC1OF_Pos (9U) 6028 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ 6029 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ 6030 #define TIM_SR_CC2OF_Pos (10U) 6031 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ 6032 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ 6033 #define TIM_SR_CC3OF_Pos (11U) 6034 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ 6035 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ 6036 #define TIM_SR_CC4OF_Pos (12U) 6037 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ 6038 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ 6039 6040 /******************* Bit definition for TIM_EGR register ********************/ 6041 #define TIM_EGR_UG_Pos (0U) 6042 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ 6043 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ 6044 #define TIM_EGR_CC1G_Pos (1U) 6045 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ 6046 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ 6047 #define TIM_EGR_CC2G_Pos (2U) 6048 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ 6049 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ 6050 #define TIM_EGR_CC3G_Pos (3U) 6051 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ 6052 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ 6053 #define TIM_EGR_CC4G_Pos (4U) 6054 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ 6055 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ 6056 #define TIM_EGR_TG_Pos (6U) 6057 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ 6058 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ 6059 6060 /****************** Bit definition for TIM_CCMR1 register *******************/ 6061 #define TIM_CCMR1_CC1S_Pos (0U) 6062 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ 6063 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ 6064 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */ 6065 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */ 6066 6067 #define TIM_CCMR1_OC1FE_Pos (2U) 6068 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ 6069 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ 6070 #define TIM_CCMR1_OC1PE_Pos (3U) 6071 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ 6072 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ 6073 6074 #define TIM_CCMR1_OC1M_Pos (4U) 6075 #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ 6076 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ 6077 #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */ 6078 #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */ 6079 #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */ 6080 6081 #define TIM_CCMR1_OC1CE_Pos (7U) 6082 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ 6083 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ 6084 6085 #define TIM_CCMR1_CC2S_Pos (8U) 6086 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ 6087 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ 6088 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */ 6089 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */ 6090 6091 #define TIM_CCMR1_OC2FE_Pos (10U) 6092 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ 6093 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ 6094 #define TIM_CCMR1_OC2PE_Pos (11U) 6095 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ 6096 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ 6097 6098 #define TIM_CCMR1_OC2M_Pos (12U) 6099 #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ 6100 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ 6101 #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */ 6102 #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */ 6103 #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */ 6104 6105 #define TIM_CCMR1_OC2CE_Pos (15U) 6106 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ 6107 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ 6108 6109 /*----------------------------------------------------------------------------*/ 6110 6111 #define TIM_CCMR1_IC1PSC_Pos (2U) 6112 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ 6113 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ 6114 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */ 6115 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */ 6116 6117 #define TIM_CCMR1_IC1F_Pos (4U) 6118 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ 6119 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ 6120 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */ 6121 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */ 6122 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */ 6123 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */ 6124 6125 #define TIM_CCMR1_IC2PSC_Pos (10U) 6126 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ 6127 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ 6128 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */ 6129 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */ 6130 6131 #define TIM_CCMR1_IC2F_Pos (12U) 6132 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ 6133 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ 6134 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */ 6135 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */ 6136 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */ 6137 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */ 6138 6139 /****************** Bit definition for TIM_CCMR2 register *******************/ 6140 #define TIM_CCMR2_CC3S_Pos (0U) 6141 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ 6142 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ 6143 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */ 6144 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */ 6145 6146 #define TIM_CCMR2_OC3FE_Pos (2U) 6147 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ 6148 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ 6149 #define TIM_CCMR2_OC3PE_Pos (3U) 6150 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ 6151 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ 6152 6153 #define TIM_CCMR2_OC3M_Pos (4U) 6154 #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ 6155 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ 6156 #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */ 6157 #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */ 6158 #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */ 6159 6160 #define TIM_CCMR2_OC3CE_Pos (7U) 6161 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ 6162 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ 6163 6164 #define TIM_CCMR2_CC4S_Pos (8U) 6165 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ 6166 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ 6167 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */ 6168 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */ 6169 6170 #define TIM_CCMR2_OC4FE_Pos (10U) 6171 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ 6172 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ 6173 #define TIM_CCMR2_OC4PE_Pos (11U) 6174 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ 6175 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ 6176 6177 #define TIM_CCMR2_OC4M_Pos (12U) 6178 #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ 6179 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ 6180 #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */ 6181 #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */ 6182 #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */ 6183 6184 #define TIM_CCMR2_OC4CE_Pos (15U) 6185 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ 6186 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ 6187 6188 /*----------------------------------------------------------------------------*/ 6189 6190 #define TIM_CCMR2_IC3PSC_Pos (2U) 6191 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ 6192 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ 6193 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */ 6194 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */ 6195 6196 #define TIM_CCMR2_IC3F_Pos (4U) 6197 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ 6198 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ 6199 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */ 6200 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */ 6201 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */ 6202 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */ 6203 6204 #define TIM_CCMR2_IC4PSC_Pos (10U) 6205 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ 6206 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ 6207 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */ 6208 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */ 6209 6210 #define TIM_CCMR2_IC4F_Pos (12U) 6211 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ 6212 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ 6213 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */ 6214 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */ 6215 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */ 6216 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */ 6217 6218 /******************* Bit definition for TIM_CCER register *******************/ 6219 #define TIM_CCER_CC1E_Pos (0U) 6220 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ 6221 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ 6222 #define TIM_CCER_CC1P_Pos (1U) 6223 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ 6224 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ 6225 #define TIM_CCER_CC1NP_Pos (3U) 6226 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ 6227 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ 6228 #define TIM_CCER_CC2E_Pos (4U) 6229 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ 6230 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ 6231 #define TIM_CCER_CC2P_Pos (5U) 6232 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ 6233 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ 6234 #define TIM_CCER_CC2NP_Pos (7U) 6235 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ 6236 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ 6237 #define TIM_CCER_CC3E_Pos (8U) 6238 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ 6239 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ 6240 #define TIM_CCER_CC3P_Pos (9U) 6241 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ 6242 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ 6243 #define TIM_CCER_CC3NP_Pos (11U) 6244 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ 6245 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ 6246 #define TIM_CCER_CC4E_Pos (12U) 6247 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ 6248 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ 6249 #define TIM_CCER_CC4P_Pos (13U) 6250 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ 6251 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ 6252 #define TIM_CCER_CC4NP_Pos (15U) 6253 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ 6254 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ 6255 6256 /******************* Bit definition for TIM_CNT register ********************/ 6257 #define TIM_CNT_CNT_Pos (0U) 6258 #define TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 6259 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ 6260 6261 /******************* Bit definition for TIM_PSC register ********************/ 6262 #define TIM_PSC_PSC_Pos (0U) 6263 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ 6264 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ 6265 6266 /******************* Bit definition for TIM_ARR register ********************/ 6267 #define TIM_ARR_ARR_Pos (0U) 6268 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 6269 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ 6270 6271 /******************* Bit definition for TIM_CCR1 register *******************/ 6272 #define TIM_CCR1_CCR1_Pos (0U) 6273 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ 6274 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ 6275 6276 /******************* Bit definition for TIM_CCR2 register *******************/ 6277 #define TIM_CCR2_CCR2_Pos (0U) 6278 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ 6279 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ 6280 6281 /******************* Bit definition for TIM_CCR3 register *******************/ 6282 #define TIM_CCR3_CCR3_Pos (0U) 6283 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ 6284 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ 6285 6286 /******************* Bit definition for TIM_CCR4 register *******************/ 6287 #define TIM_CCR4_CCR4_Pos (0U) 6288 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ 6289 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ 6290 6291 /******************* Bit definition for TIM_DCR register ********************/ 6292 #define TIM_DCR_DBA_Pos (0U) 6293 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ 6294 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ 6295 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */ 6296 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */ 6297 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */ 6298 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */ 6299 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ 6300 6301 #define TIM_DCR_DBL_Pos (8U) 6302 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ 6303 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ 6304 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */ 6305 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */ 6306 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */ 6307 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */ 6308 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */ 6309 6310 /******************* Bit definition for TIM_DMAR register *******************/ 6311 #define TIM_DMAR_DMAB_Pos (0U) 6312 #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ 6313 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ 6314 6315 /******************* Bit definition for TIM_OR register *********************/ 6316 #define TIM2_OR_ETR_RMP_Pos (0U) 6317 #define TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000007 */ 6318 #define TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM2 ETR remap) */ 6319 #define TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6320 #define TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6321 #define TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000004 */ 6322 #define TIM2_OR_TI4_RMP_Pos (3U) 6323 #define TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000018 */ 6324 #define TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM2 Input 4 remap) */ 6325 #define TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000008 */ 6326 #define TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 6327 6328 #define TIM21_OR_ETR_RMP_Pos (0U) 6329 #define TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6330 #define TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM21 ETR remap) */ 6331 #define TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6332 #define TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6333 #define TIM21_OR_TI1_RMP_Pos (2U) 6334 #define TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x0000001C */ 6335 #define TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM21 Input 1 remap) */ 6336 #define TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6337 #define TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 6338 #define TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000010 */ 6339 #define TIM21_OR_TI2_RMP_Pos (5U) 6340 #define TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos) /*!< 0x00000020 */ 6341 #define TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk /*!<TI2_RMP bit (TIM21 Input 2 remap) */ 6342 6343 #define TIM22_OR_ETR_RMP_Pos (0U) 6344 #define TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6345 #define TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM22 ETR remap) */ 6346 #define TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6347 #define TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6348 #define TIM22_OR_TI1_RMP_Pos (2U) 6349 #define TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x0000000C */ 6350 #define TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM22 Input 1 remap) */ 6351 #define TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6352 #define TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 6353 6354 #define TIM3_OR_ETR_RMP_Pos (0U) 6355 #define TIM3_OR_ETR_RMP_Msk (0x3UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6356 #define TIM3_OR_ETR_RMP TIM3_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM3 ETR remap) */ 6357 #define TIM3_OR_ETR_RMP_0 (0x1UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6358 #define TIM3_OR_ETR_RMP_1 (0x2UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6359 #define TIM3_OR_TI1_RMP_Pos (2U) 6360 #define TIM3_OR_TI1_RMP_Msk (0x1UL << TIM3_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6361 #define TIM3_OR_TI1_RMP TIM3_OR_TI1_RMP_Msk /*!<TI1_RMP[2] bit */ 6362 #define TIM3_OR_TI2_RMP_Pos (3U) 6363 #define TIM3_OR_TI2_RMP_Msk (0x1UL << TIM3_OR_TI2_RMP_Pos) /*!< 0x00000008 */ 6364 #define TIM3_OR_TI2_RMP TIM3_OR_TI2_RMP_Msk /*!<TI2_RMP[3] bit */ 6365 #define TIM3_OR_TI4_RMP_Pos (4U) 6366 #define TIM3_OR_TI4_RMP_Msk (0x1UL << TIM3_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 6367 #define TIM3_OR_TI4_RMP TIM3_OR_TI4_RMP_Msk /*!<TI4_RMP[4] bit */ 6368 6369 6370 /******************************************************************************/ 6371 /* */ 6372 /* Touch Sensing Controller (TSC) */ 6373 /* */ 6374 /******************************************************************************/ 6375 /******************* Bit definition for TSC_CR register *********************/ 6376 #define TSC_CR_TSCE_Pos (0U) 6377 #define TSC_CR_TSCE_Msk (0x1UL << TSC_CR_TSCE_Pos) /*!< 0x00000001 */ 6378 #define TSC_CR_TSCE TSC_CR_TSCE_Msk /*!<Touch sensing controller enable */ 6379 #define TSC_CR_START_Pos (1U) 6380 #define TSC_CR_START_Msk (0x1UL << TSC_CR_START_Pos) /*!< 0x00000002 */ 6381 #define TSC_CR_START TSC_CR_START_Msk /*!<Start acquisition */ 6382 #define TSC_CR_AM_Pos (2U) 6383 #define TSC_CR_AM_Msk (0x1UL << TSC_CR_AM_Pos) /*!< 0x00000004 */ 6384 #define TSC_CR_AM TSC_CR_AM_Msk /*!<Acquisition mode */ 6385 #define TSC_CR_SYNCPOL_Pos (3U) 6386 #define TSC_CR_SYNCPOL_Msk (0x1UL << TSC_CR_SYNCPOL_Pos) /*!< 0x00000008 */ 6387 #define TSC_CR_SYNCPOL TSC_CR_SYNCPOL_Msk /*!<Synchronization pin polarity */ 6388 #define TSC_CR_IODEF_Pos (4U) 6389 #define TSC_CR_IODEF_Msk (0x1UL << TSC_CR_IODEF_Pos) /*!< 0x00000010 */ 6390 #define TSC_CR_IODEF TSC_CR_IODEF_Msk /*!<IO default mode */ 6391 6392 #define TSC_CR_MCV_Pos (5U) 6393 #define TSC_CR_MCV_Msk (0x7UL << TSC_CR_MCV_Pos) /*!< 0x000000E0 */ 6394 #define TSC_CR_MCV TSC_CR_MCV_Msk /*!<MCV[2:0] bits (Max Count Value) */ 6395 #define TSC_CR_MCV_0 (0x1UL << TSC_CR_MCV_Pos) /*!< 0x00000020 */ 6396 #define TSC_CR_MCV_1 (0x2UL << TSC_CR_MCV_Pos) /*!< 0x00000040 */ 6397 #define TSC_CR_MCV_2 (0x4UL << TSC_CR_MCV_Pos) /*!< 0x00000080 */ 6398 6399 #define TSC_CR_PGPSC_Pos (12U) 6400 #define TSC_CR_PGPSC_Msk (0x7UL << TSC_CR_PGPSC_Pos) /*!< 0x00007000 */ 6401 #define TSC_CR_PGPSC TSC_CR_PGPSC_Msk /*!<PGPSC[2:0] bits (Pulse Generator Prescaler) */ 6402 #define TSC_CR_PGPSC_0 (0x1UL << TSC_CR_PGPSC_Pos) /*!< 0x00001000 */ 6403 #define TSC_CR_PGPSC_1 (0x2UL << TSC_CR_PGPSC_Pos) /*!< 0x00002000 */ 6404 #define TSC_CR_PGPSC_2 (0x4UL << TSC_CR_PGPSC_Pos) /*!< 0x00004000 */ 6405 6406 #define TSC_CR_SSPSC_Pos (15U) 6407 #define TSC_CR_SSPSC_Msk (0x1UL << TSC_CR_SSPSC_Pos) /*!< 0x00008000 */ 6408 #define TSC_CR_SSPSC TSC_CR_SSPSC_Msk /*!<Spread Spectrum Prescaler */ 6409 #define TSC_CR_SSE_Pos (16U) 6410 #define TSC_CR_SSE_Msk (0x1UL << TSC_CR_SSE_Pos) /*!< 0x00010000 */ 6411 #define TSC_CR_SSE TSC_CR_SSE_Msk /*!<Spread Spectrum Enable */ 6412 6413 #define TSC_CR_SSD_Pos (17U) 6414 #define TSC_CR_SSD_Msk (0x7FUL << TSC_CR_SSD_Pos) /*!< 0x00FE0000 */ 6415 #define TSC_CR_SSD TSC_CR_SSD_Msk /*!<SSD[6:0] bits (Spread Spectrum Deviation) */ 6416 #define TSC_CR_SSD_0 (0x01UL << TSC_CR_SSD_Pos) /*!< 0x00020000 */ 6417 #define TSC_CR_SSD_1 (0x02UL << TSC_CR_SSD_Pos) /*!< 0x00040000 */ 6418 #define TSC_CR_SSD_2 (0x04UL << TSC_CR_SSD_Pos) /*!< 0x00080000 */ 6419 #define TSC_CR_SSD_3 (0x08UL << TSC_CR_SSD_Pos) /*!< 0x00100000 */ 6420 #define TSC_CR_SSD_4 (0x10UL << TSC_CR_SSD_Pos) /*!< 0x00200000 */ 6421 #define TSC_CR_SSD_5 (0x20UL << TSC_CR_SSD_Pos) /*!< 0x00400000 */ 6422 #define TSC_CR_SSD_6 (0x40UL << TSC_CR_SSD_Pos) /*!< 0x00800000 */ 6423 6424 #define TSC_CR_CTPL_Pos (24U) 6425 #define TSC_CR_CTPL_Msk (0xFUL << TSC_CR_CTPL_Pos) /*!< 0x0F000000 */ 6426 #define TSC_CR_CTPL TSC_CR_CTPL_Msk /*!<CTPL[3:0] bits (Charge Transfer pulse low) */ 6427 #define TSC_CR_CTPL_0 (0x1UL << TSC_CR_CTPL_Pos) /*!< 0x01000000 */ 6428 #define TSC_CR_CTPL_1 (0x2UL << TSC_CR_CTPL_Pos) /*!< 0x02000000 */ 6429 #define TSC_CR_CTPL_2 (0x4UL << TSC_CR_CTPL_Pos) /*!< 0x04000000 */ 6430 #define TSC_CR_CTPL_3 (0x8UL << TSC_CR_CTPL_Pos) /*!< 0x08000000 */ 6431 6432 #define TSC_CR_CTPH_Pos (28U) 6433 #define TSC_CR_CTPH_Msk (0xFUL << TSC_CR_CTPH_Pos) /*!< 0xF0000000 */ 6434 #define TSC_CR_CTPH TSC_CR_CTPH_Msk /*!<CTPH[3:0] bits (Charge Transfer pulse high) */ 6435 #define TSC_CR_CTPH_0 (0x1UL << TSC_CR_CTPH_Pos) /*!< 0x10000000 */ 6436 #define TSC_CR_CTPH_1 (0x2UL << TSC_CR_CTPH_Pos) /*!< 0x20000000 */ 6437 #define TSC_CR_CTPH_2 (0x4UL << TSC_CR_CTPH_Pos) /*!< 0x40000000 */ 6438 #define TSC_CR_CTPH_3 (0x8UL << TSC_CR_CTPH_Pos) /*!< 0x80000000 */ 6439 6440 /******************* Bit definition for TSC_IER register ********************/ 6441 #define TSC_IER_EOAIE_Pos (0U) 6442 #define TSC_IER_EOAIE_Msk (0x1UL << TSC_IER_EOAIE_Pos) /*!< 0x00000001 */ 6443 #define TSC_IER_EOAIE TSC_IER_EOAIE_Msk /*!<End of acquisition interrupt enable */ 6444 #define TSC_IER_MCEIE_Pos (1U) 6445 #define TSC_IER_MCEIE_Msk (0x1UL << TSC_IER_MCEIE_Pos) /*!< 0x00000002 */ 6446 #define TSC_IER_MCEIE TSC_IER_MCEIE_Msk /*!<Max count error interrupt enable */ 6447 6448 /******************* Bit definition for TSC_ICR register ********************/ 6449 #define TSC_ICR_EOAIC_Pos (0U) 6450 #define TSC_ICR_EOAIC_Msk (0x1UL << TSC_ICR_EOAIC_Pos) /*!< 0x00000001 */ 6451 #define TSC_ICR_EOAIC TSC_ICR_EOAIC_Msk /*!<End of acquisition interrupt clear */ 6452 #define TSC_ICR_MCEIC_Pos (1U) 6453 #define TSC_ICR_MCEIC_Msk (0x1UL << TSC_ICR_MCEIC_Pos) /*!< 0x00000002 */ 6454 #define TSC_ICR_MCEIC TSC_ICR_MCEIC_Msk /*!<Max count error interrupt clear */ 6455 6456 /******************* Bit definition for TSC_ISR register ********************/ 6457 #define TSC_ISR_EOAF_Pos (0U) 6458 #define TSC_ISR_EOAF_Msk (0x1UL << TSC_ISR_EOAF_Pos) /*!< 0x00000001 */ 6459 #define TSC_ISR_EOAF TSC_ISR_EOAF_Msk /*!<End of acquisition flag */ 6460 #define TSC_ISR_MCEF_Pos (1U) 6461 #define TSC_ISR_MCEF_Msk (0x1UL << TSC_ISR_MCEF_Pos) /*!< 0x00000002 */ 6462 #define TSC_ISR_MCEF TSC_ISR_MCEF_Msk /*!<Max count error flag */ 6463 6464 /******************* Bit definition for TSC_IOHCR register ******************/ 6465 #define TSC_IOHCR_G1_IO1_Pos (0U) 6466 #define TSC_IOHCR_G1_IO1_Msk (0x1UL << TSC_IOHCR_G1_IO1_Pos) /*!< 0x00000001 */ 6467 #define TSC_IOHCR_G1_IO1 TSC_IOHCR_G1_IO1_Msk /*!<GROUP1_IO1 schmitt trigger hysteresis mode */ 6468 #define TSC_IOHCR_G1_IO2_Pos (1U) 6469 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */ 6470 #define TSC_IOHCR_G1_IO2 TSC_IOHCR_G1_IO2_Msk /*!<GROUP1_IO2 schmitt trigger hysteresis mode */ 6471 #define TSC_IOHCR_G1_IO3_Pos (2U) 6472 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */ 6473 #define TSC_IOHCR_G1_IO3 TSC_IOHCR_G1_IO3_Msk /*!<GROUP1_IO3 schmitt trigger hysteresis mode */ 6474 #define TSC_IOHCR_G1_IO4_Pos (3U) 6475 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */ 6476 #define TSC_IOHCR_G1_IO4 TSC_IOHCR_G1_IO4_Msk /*!<GROUP1_IO4 schmitt trigger hysteresis mode */ 6477 #define TSC_IOHCR_G2_IO1_Pos (4U) 6478 #define TSC_IOHCR_G2_IO1_Msk (0x1UL << TSC_IOHCR_G2_IO1_Pos) /*!< 0x00000010 */ 6479 #define TSC_IOHCR_G2_IO1 TSC_IOHCR_G2_IO1_Msk /*!<GROUP2_IO1 schmitt trigger hysteresis mode */ 6480 #define TSC_IOHCR_G2_IO2_Pos (5U) 6481 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */ 6482 #define TSC_IOHCR_G2_IO2 TSC_IOHCR_G2_IO2_Msk /*!<GROUP2_IO2 schmitt trigger hysteresis mode */ 6483 #define TSC_IOHCR_G2_IO3_Pos (6U) 6484 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */ 6485 #define TSC_IOHCR_G2_IO3 TSC_IOHCR_G2_IO3_Msk /*!<GROUP2_IO3 schmitt trigger hysteresis mode */ 6486 #define TSC_IOHCR_G2_IO4_Pos (7U) 6487 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */ 6488 #define TSC_IOHCR_G2_IO4 TSC_IOHCR_G2_IO4_Msk /*!<GROUP2_IO4 schmitt trigger hysteresis mode */ 6489 #define TSC_IOHCR_G3_IO1_Pos (8U) 6490 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */ 6491 #define TSC_IOHCR_G3_IO1 TSC_IOHCR_G3_IO1_Msk /*!<GROUP3_IO1 schmitt trigger hysteresis mode */ 6492 #define TSC_IOHCR_G3_IO2_Pos (9U) 6493 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */ 6494 #define TSC_IOHCR_G3_IO2 TSC_IOHCR_G3_IO2_Msk /*!<GROUP3_IO2 schmitt trigger hysteresis mode */ 6495 #define TSC_IOHCR_G3_IO3_Pos (10U) 6496 #define TSC_IOHCR_G3_IO3_Msk (0x1UL << TSC_IOHCR_G3_IO3_Pos) /*!< 0x00000400 */ 6497 #define TSC_IOHCR_G3_IO3 TSC_IOHCR_G3_IO3_Msk /*!<GROUP3_IO3 schmitt trigger hysteresis mode */ 6498 #define TSC_IOHCR_G3_IO4_Pos (11U) 6499 #define TSC_IOHCR_G3_IO4_Msk (0x1UL << TSC_IOHCR_G3_IO4_Pos) /*!< 0x00000800 */ 6500 #define TSC_IOHCR_G3_IO4 TSC_IOHCR_G3_IO4_Msk /*!<GROUP3_IO4 schmitt trigger hysteresis mode */ 6501 #define TSC_IOHCR_G4_IO1_Pos (12U) 6502 #define TSC_IOHCR_G4_IO1_Msk (0x1UL << TSC_IOHCR_G4_IO1_Pos) /*!< 0x00001000 */ 6503 #define TSC_IOHCR_G4_IO1 TSC_IOHCR_G4_IO1_Msk /*!<GROUP4_IO1 schmitt trigger hysteresis mode */ 6504 #define TSC_IOHCR_G4_IO2_Pos (13U) 6505 #define TSC_IOHCR_G4_IO2_Msk (0x1UL << TSC_IOHCR_G4_IO2_Pos) /*!< 0x00002000 */ 6506 #define TSC_IOHCR_G4_IO2 TSC_IOHCR_G4_IO2_Msk /*!<GROUP4_IO2 schmitt trigger hysteresis mode */ 6507 #define TSC_IOHCR_G4_IO3_Pos (14U) 6508 #define TSC_IOHCR_G4_IO3_Msk (0x1UL << TSC_IOHCR_G4_IO3_Pos) /*!< 0x00004000 */ 6509 #define TSC_IOHCR_G4_IO3 TSC_IOHCR_G4_IO3_Msk /*!<GROUP4_IO3 schmitt trigger hysteresis mode */ 6510 #define TSC_IOHCR_G4_IO4_Pos (15U) 6511 #define TSC_IOHCR_G4_IO4_Msk (0x1UL << TSC_IOHCR_G4_IO4_Pos) /*!< 0x00008000 */ 6512 #define TSC_IOHCR_G4_IO4 TSC_IOHCR_G4_IO4_Msk /*!<GROUP4_IO4 schmitt trigger hysteresis mode */ 6513 #define TSC_IOHCR_G5_IO1_Pos (16U) 6514 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */ 6515 #define TSC_IOHCR_G5_IO1 TSC_IOHCR_G5_IO1_Msk /*!<GROUP5_IO1 schmitt trigger hysteresis mode */ 6516 #define TSC_IOHCR_G5_IO2_Pos (17U) 6517 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */ 6518 #define TSC_IOHCR_G5_IO2 TSC_IOHCR_G5_IO2_Msk /*!<GROUP5_IO2 schmitt trigger hysteresis mode */ 6519 #define TSC_IOHCR_G5_IO3_Pos (18U) 6520 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */ 6521 #define TSC_IOHCR_G5_IO3 TSC_IOHCR_G5_IO3_Msk /*!<GROUP5_IO3 schmitt trigger hysteresis mode */ 6522 #define TSC_IOHCR_G5_IO4_Pos (19U) 6523 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */ 6524 #define TSC_IOHCR_G5_IO4 TSC_IOHCR_G5_IO4_Msk /*!<GROUP5_IO4 schmitt trigger hysteresis mode */ 6525 #define TSC_IOHCR_G6_IO1_Pos (20U) 6526 #define TSC_IOHCR_G6_IO1_Msk (0x1UL << TSC_IOHCR_G6_IO1_Pos) /*!< 0x00100000 */ 6527 #define TSC_IOHCR_G6_IO1 TSC_IOHCR_G6_IO1_Msk /*!<GROUP6_IO1 schmitt trigger hysteresis mode */ 6528 #define TSC_IOHCR_G6_IO2_Pos (21U) 6529 #define TSC_IOHCR_G6_IO2_Msk (0x1UL << TSC_IOHCR_G6_IO2_Pos) /*!< 0x00200000 */ 6530 #define TSC_IOHCR_G6_IO2 TSC_IOHCR_G6_IO2_Msk /*!<GROUP6_IO2 schmitt trigger hysteresis mode */ 6531 #define TSC_IOHCR_G6_IO3_Pos (22U) 6532 #define TSC_IOHCR_G6_IO3_Msk (0x1UL << TSC_IOHCR_G6_IO3_Pos) /*!< 0x00400000 */ 6533 #define TSC_IOHCR_G6_IO3 TSC_IOHCR_G6_IO3_Msk /*!<GROUP6_IO3 schmitt trigger hysteresis mode */ 6534 #define TSC_IOHCR_G6_IO4_Pos (23U) 6535 #define TSC_IOHCR_G6_IO4_Msk (0x1UL << TSC_IOHCR_G6_IO4_Pos) /*!< 0x00800000 */ 6536 #define TSC_IOHCR_G6_IO4 TSC_IOHCR_G6_IO4_Msk /*!<GROUP6_IO4 schmitt trigger hysteresis mode */ 6537 #define TSC_IOHCR_G7_IO1_Pos (24U) 6538 #define TSC_IOHCR_G7_IO1_Msk (0x1UL << TSC_IOHCR_G7_IO1_Pos) /*!< 0x01000000 */ 6539 #define TSC_IOHCR_G7_IO1 TSC_IOHCR_G7_IO1_Msk /*!<GROUP7_IO1 schmitt trigger hysteresis mode */ 6540 #define TSC_IOHCR_G7_IO2_Pos (25U) 6541 #define TSC_IOHCR_G7_IO2_Msk (0x1UL << TSC_IOHCR_G7_IO2_Pos) /*!< 0x02000000 */ 6542 #define TSC_IOHCR_G7_IO2 TSC_IOHCR_G7_IO2_Msk /*!<GROUP7_IO2 schmitt trigger hysteresis mode */ 6543 #define TSC_IOHCR_G7_IO3_Pos (26U) 6544 #define TSC_IOHCR_G7_IO3_Msk (0x1UL << TSC_IOHCR_G7_IO3_Pos) /*!< 0x04000000 */ 6545 #define TSC_IOHCR_G7_IO3 TSC_IOHCR_G7_IO3_Msk /*!<GROUP7_IO3 schmitt trigger hysteresis mode */ 6546 #define TSC_IOHCR_G7_IO4_Pos (27U) 6547 #define TSC_IOHCR_G7_IO4_Msk (0x1UL << TSC_IOHCR_G7_IO4_Pos) /*!< 0x08000000 */ 6548 #define TSC_IOHCR_G7_IO4 TSC_IOHCR_G7_IO4_Msk /*!<GROUP7_IO4 schmitt trigger hysteresis mode */ 6549 #define TSC_IOHCR_G8_IO1_Pos (28U) 6550 #define TSC_IOHCR_G8_IO1_Msk (0x1UL << TSC_IOHCR_G8_IO1_Pos) /*!< 0x10000000 */ 6551 #define TSC_IOHCR_G8_IO1 TSC_IOHCR_G8_IO1_Msk /*!<GROUP8_IO1 schmitt trigger hysteresis mode */ 6552 #define TSC_IOHCR_G8_IO2_Pos (29U) 6553 #define TSC_IOHCR_G8_IO2_Msk (0x1UL << TSC_IOHCR_G8_IO2_Pos) /*!< 0x20000000 */ 6554 #define TSC_IOHCR_G8_IO2 TSC_IOHCR_G8_IO2_Msk /*!<GROUP8_IO2 schmitt trigger hysteresis mode */ 6555 #define TSC_IOHCR_G8_IO3_Pos (30U) 6556 #define TSC_IOHCR_G8_IO3_Msk (0x1UL << TSC_IOHCR_G8_IO3_Pos) /*!< 0x40000000 */ 6557 #define TSC_IOHCR_G8_IO3 TSC_IOHCR_G8_IO3_Msk /*!<GROUP8_IO3 schmitt trigger hysteresis mode */ 6558 #define TSC_IOHCR_G8_IO4_Pos (31U) 6559 #define TSC_IOHCR_G8_IO4_Msk (0x1UL << TSC_IOHCR_G8_IO4_Pos) /*!< 0x80000000 */ 6560 #define TSC_IOHCR_G8_IO4 TSC_IOHCR_G8_IO4_Msk /*!<GROUP8_IO4 schmitt trigger hysteresis mode */ 6561 6562 /******************* Bit definition for TSC_IOASCR register *****************/ 6563 #define TSC_IOASCR_G1_IO1_Pos (0U) 6564 #define TSC_IOASCR_G1_IO1_Msk (0x1UL << TSC_IOASCR_G1_IO1_Pos) /*!< 0x00000001 */ 6565 #define TSC_IOASCR_G1_IO1 TSC_IOASCR_G1_IO1_Msk /*!<GROUP1_IO1 analog switch enable */ 6566 #define TSC_IOASCR_G1_IO2_Pos (1U) 6567 #define TSC_IOASCR_G1_IO2_Msk (0x1UL << TSC_IOASCR_G1_IO2_Pos) /*!< 0x00000002 */ 6568 #define TSC_IOASCR_G1_IO2 TSC_IOASCR_G1_IO2_Msk /*!<GROUP1_IO2 analog switch enable */ 6569 #define TSC_IOASCR_G1_IO3_Pos (2U) 6570 #define TSC_IOASCR_G1_IO3_Msk (0x1UL << TSC_IOASCR_G1_IO3_Pos) /*!< 0x00000004 */ 6571 #define TSC_IOASCR_G1_IO3 TSC_IOASCR_G1_IO3_Msk /*!<GROUP1_IO3 analog switch enable */ 6572 #define TSC_IOASCR_G1_IO4_Pos (3U) 6573 #define TSC_IOASCR_G1_IO4_Msk (0x1UL << TSC_IOASCR_G1_IO4_Pos) /*!< 0x00000008 */ 6574 #define TSC_IOASCR_G1_IO4 TSC_IOASCR_G1_IO4_Msk /*!<GROUP1_IO4 analog switch enable */ 6575 #define TSC_IOASCR_G2_IO1_Pos (4U) 6576 #define TSC_IOASCR_G2_IO1_Msk (0x1UL << TSC_IOASCR_G2_IO1_Pos) /*!< 0x00000010 */ 6577 #define TSC_IOASCR_G2_IO1 TSC_IOASCR_G2_IO1_Msk /*!<GROUP2_IO1 analog switch enable */ 6578 #define TSC_IOASCR_G2_IO2_Pos (5U) 6579 #define TSC_IOASCR_G2_IO2_Msk (0x1UL << TSC_IOASCR_G2_IO2_Pos) /*!< 0x00000020 */ 6580 #define TSC_IOASCR_G2_IO2 TSC_IOASCR_G2_IO2_Msk /*!<GROUP2_IO2 analog switch enable */ 6581 #define TSC_IOASCR_G2_IO3_Pos (6U) 6582 #define TSC_IOASCR_G2_IO3_Msk (0x1UL << TSC_IOASCR_G2_IO3_Pos) /*!< 0x00000040 */ 6583 #define TSC_IOASCR_G2_IO3 TSC_IOASCR_G2_IO3_Msk /*!<GROUP2_IO3 analog switch enable */ 6584 #define TSC_IOASCR_G2_IO4_Pos (7U) 6585 #define TSC_IOASCR_G2_IO4_Msk (0x1UL << TSC_IOASCR_G2_IO4_Pos) /*!< 0x00000080 */ 6586 #define TSC_IOASCR_G2_IO4 TSC_IOASCR_G2_IO4_Msk /*!<GROUP2_IO4 analog switch enable */ 6587 #define TSC_IOASCR_G3_IO1_Pos (8U) 6588 #define TSC_IOASCR_G3_IO1_Msk (0x1UL << TSC_IOASCR_G3_IO1_Pos) /*!< 0x00000100 */ 6589 #define TSC_IOASCR_G3_IO1 TSC_IOASCR_G3_IO1_Msk /*!<GROUP3_IO1 analog switch enable */ 6590 #define TSC_IOASCR_G3_IO2_Pos (9U) 6591 #define TSC_IOASCR_G3_IO2_Msk (0x1UL << TSC_IOASCR_G3_IO2_Pos) /*!< 0x00000200 */ 6592 #define TSC_IOASCR_G3_IO2 TSC_IOASCR_G3_IO2_Msk /*!<GROUP3_IO2 analog switch enable */ 6593 #define TSC_IOASCR_G3_IO3_Pos (10U) 6594 #define TSC_IOASCR_G3_IO3_Msk (0x1UL << TSC_IOASCR_G3_IO3_Pos) /*!< 0x00000400 */ 6595 #define TSC_IOASCR_G3_IO3 TSC_IOASCR_G3_IO3_Msk /*!<GROUP3_IO3 analog switch enable */ 6596 #define TSC_IOASCR_G3_IO4_Pos (11U) 6597 #define TSC_IOASCR_G3_IO4_Msk (0x1UL << TSC_IOASCR_G3_IO4_Pos) /*!< 0x00000800 */ 6598 #define TSC_IOASCR_G3_IO4 TSC_IOASCR_G3_IO4_Msk /*!<GROUP3_IO4 analog switch enable */ 6599 #define TSC_IOASCR_G4_IO1_Pos (12U) 6600 #define TSC_IOASCR_G4_IO1_Msk (0x1UL << TSC_IOASCR_G4_IO1_Pos) /*!< 0x00001000 */ 6601 #define TSC_IOASCR_G4_IO1 TSC_IOASCR_G4_IO1_Msk /*!<GROUP4_IO1 analog switch enable */ 6602 #define TSC_IOASCR_G4_IO2_Pos (13U) 6603 #define TSC_IOASCR_G4_IO2_Msk (0x1UL << TSC_IOASCR_G4_IO2_Pos) /*!< 0x00002000 */ 6604 #define TSC_IOASCR_G4_IO2 TSC_IOASCR_G4_IO2_Msk /*!<GROUP4_IO2 analog switch enable */ 6605 #define TSC_IOASCR_G4_IO3_Pos (14U) 6606 #define TSC_IOASCR_G4_IO3_Msk (0x1UL << TSC_IOASCR_G4_IO3_Pos) /*!< 0x00004000 */ 6607 #define TSC_IOASCR_G4_IO3 TSC_IOASCR_G4_IO3_Msk /*!<GROUP4_IO3 analog switch enable */ 6608 #define TSC_IOASCR_G4_IO4_Pos (15U) 6609 #define TSC_IOASCR_G4_IO4_Msk (0x1UL << TSC_IOASCR_G4_IO4_Pos) /*!< 0x00008000 */ 6610 #define TSC_IOASCR_G4_IO4 TSC_IOASCR_G4_IO4_Msk /*!<GROUP4_IO4 analog switch enable */ 6611 #define TSC_IOASCR_G5_IO1_Pos (16U) 6612 #define TSC_IOASCR_G5_IO1_Msk (0x1UL << TSC_IOASCR_G5_IO1_Pos) /*!< 0x00010000 */ 6613 #define TSC_IOASCR_G5_IO1 TSC_IOASCR_G5_IO1_Msk /*!<GROUP5_IO1 analog switch enable */ 6614 #define TSC_IOASCR_G5_IO2_Pos (17U) 6615 #define TSC_IOASCR_G5_IO2_Msk (0x1UL << TSC_IOASCR_G5_IO2_Pos) /*!< 0x00020000 */ 6616 #define TSC_IOASCR_G5_IO2 TSC_IOASCR_G5_IO2_Msk /*!<GROUP5_IO2 analog switch enable */ 6617 #define TSC_IOASCR_G5_IO3_Pos (18U) 6618 #define TSC_IOASCR_G5_IO3_Msk (0x1UL << TSC_IOASCR_G5_IO3_Pos) /*!< 0x00040000 */ 6619 #define TSC_IOASCR_G5_IO3 TSC_IOASCR_G5_IO3_Msk /*!<GROUP5_IO3 analog switch enable */ 6620 #define TSC_IOASCR_G5_IO4_Pos (19U) 6621 #define TSC_IOASCR_G5_IO4_Msk (0x1UL << TSC_IOASCR_G5_IO4_Pos) /*!< 0x00080000 */ 6622 #define TSC_IOASCR_G5_IO4 TSC_IOASCR_G5_IO4_Msk /*!<GROUP5_IO4 analog switch enable */ 6623 #define TSC_IOASCR_G6_IO1_Pos (20U) 6624 #define TSC_IOASCR_G6_IO1_Msk (0x1UL << TSC_IOASCR_G6_IO1_Pos) /*!< 0x00100000 */ 6625 #define TSC_IOASCR_G6_IO1 TSC_IOASCR_G6_IO1_Msk /*!<GROUP6_IO1 analog switch enable */ 6626 #define TSC_IOASCR_G6_IO2_Pos (21U) 6627 #define TSC_IOASCR_G6_IO2_Msk (0x1UL << TSC_IOASCR_G6_IO2_Pos) /*!< 0x00200000 */ 6628 #define TSC_IOASCR_G6_IO2 TSC_IOASCR_G6_IO2_Msk /*!<GROUP6_IO2 analog switch enable */ 6629 #define TSC_IOASCR_G6_IO3_Pos (22U) 6630 #define TSC_IOASCR_G6_IO3_Msk (0x1UL << TSC_IOASCR_G6_IO3_Pos) /*!< 0x00400000 */ 6631 #define TSC_IOASCR_G6_IO3 TSC_IOASCR_G6_IO3_Msk /*!<GROUP6_IO3 analog switch enable */ 6632 #define TSC_IOASCR_G6_IO4_Pos (23U) 6633 #define TSC_IOASCR_G6_IO4_Msk (0x1UL << TSC_IOASCR_G6_IO4_Pos) /*!< 0x00800000 */ 6634 #define TSC_IOASCR_G6_IO4 TSC_IOASCR_G6_IO4_Msk /*!<GROUP6_IO4 analog switch enable */ 6635 #define TSC_IOASCR_G7_IO1_Pos (24U) 6636 #define TSC_IOASCR_G7_IO1_Msk (0x1UL << TSC_IOASCR_G7_IO1_Pos) /*!< 0x01000000 */ 6637 #define TSC_IOASCR_G7_IO1 TSC_IOASCR_G7_IO1_Msk /*!<GROUP7_IO1 analog switch enable */ 6638 #define TSC_IOASCR_G7_IO2_Pos (25U) 6639 #define TSC_IOASCR_G7_IO2_Msk (0x1UL << TSC_IOASCR_G7_IO2_Pos) /*!< 0x02000000 */ 6640 #define TSC_IOASCR_G7_IO2 TSC_IOASCR_G7_IO2_Msk /*!<GROUP7_IO2 analog switch enable */ 6641 #define TSC_IOASCR_G7_IO3_Pos (26U) 6642 #define TSC_IOASCR_G7_IO3_Msk (0x1UL << TSC_IOASCR_G7_IO3_Pos) /*!< 0x04000000 */ 6643 #define TSC_IOASCR_G7_IO3 TSC_IOASCR_G7_IO3_Msk /*!<GROUP7_IO3 analog switch enable */ 6644 #define TSC_IOASCR_G7_IO4_Pos (27U) 6645 #define TSC_IOASCR_G7_IO4_Msk (0x1UL << TSC_IOASCR_G7_IO4_Pos) /*!< 0x08000000 */ 6646 #define TSC_IOASCR_G7_IO4 TSC_IOASCR_G7_IO4_Msk /*!<GROUP7_IO4 analog switch enable */ 6647 #define TSC_IOASCR_G8_IO1_Pos (28U) 6648 #define TSC_IOASCR_G8_IO1_Msk (0x1UL << TSC_IOASCR_G8_IO1_Pos) /*!< 0x10000000 */ 6649 #define TSC_IOASCR_G8_IO1 TSC_IOASCR_G8_IO1_Msk /*!<GROUP8_IO1 analog switch enable */ 6650 #define TSC_IOASCR_G8_IO2_Pos (29U) 6651 #define TSC_IOASCR_G8_IO2_Msk (0x1UL << TSC_IOASCR_G8_IO2_Pos) /*!< 0x20000000 */ 6652 #define TSC_IOASCR_G8_IO2 TSC_IOASCR_G8_IO2_Msk /*!<GROUP8_IO2 analog switch enable */ 6653 #define TSC_IOASCR_G8_IO3_Pos (30U) 6654 #define TSC_IOASCR_G8_IO3_Msk (0x1UL << TSC_IOASCR_G8_IO3_Pos) /*!< 0x40000000 */ 6655 #define TSC_IOASCR_G8_IO3 TSC_IOASCR_G8_IO3_Msk /*!<GROUP8_IO3 analog switch enable */ 6656 #define TSC_IOASCR_G8_IO4_Pos (31U) 6657 #define TSC_IOASCR_G8_IO4_Msk (0x1UL << TSC_IOASCR_G8_IO4_Pos) /*!< 0x80000000 */ 6658 #define TSC_IOASCR_G8_IO4 TSC_IOASCR_G8_IO4_Msk /*!<GROUP8_IO4 analog switch enable */ 6659 6660 /******************* Bit definition for TSC_IOSCR register ******************/ 6661 #define TSC_IOSCR_G1_IO1_Pos (0U) 6662 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */ 6663 #define TSC_IOSCR_G1_IO1 TSC_IOSCR_G1_IO1_Msk /*!<GROUP1_IO1 sampling mode */ 6664 #define TSC_IOSCR_G1_IO2_Pos (1U) 6665 #define TSC_IOSCR_G1_IO2_Msk (0x1UL << TSC_IOSCR_G1_IO2_Pos) /*!< 0x00000002 */ 6666 #define TSC_IOSCR_G1_IO2 TSC_IOSCR_G1_IO2_Msk /*!<GROUP1_IO2 sampling mode */ 6667 #define TSC_IOSCR_G1_IO3_Pos (2U) 6668 #define TSC_IOSCR_G1_IO3_Msk (0x1UL << TSC_IOSCR_G1_IO3_Pos) /*!< 0x00000004 */ 6669 #define TSC_IOSCR_G1_IO3 TSC_IOSCR_G1_IO3_Msk /*!<GROUP1_IO3 sampling mode */ 6670 #define TSC_IOSCR_G1_IO4_Pos (3U) 6671 #define TSC_IOSCR_G1_IO4_Msk (0x1UL << TSC_IOSCR_G1_IO4_Pos) /*!< 0x00000008 */ 6672 #define TSC_IOSCR_G1_IO4 TSC_IOSCR_G1_IO4_Msk /*!<GROUP1_IO4 sampling mode */ 6673 #define TSC_IOSCR_G2_IO1_Pos (4U) 6674 #define TSC_IOSCR_G2_IO1_Msk (0x1UL << TSC_IOSCR_G2_IO1_Pos) /*!< 0x00000010 */ 6675 #define TSC_IOSCR_G2_IO1 TSC_IOSCR_G2_IO1_Msk /*!<GROUP2_IO1 sampling mode */ 6676 #define TSC_IOSCR_G2_IO2_Pos (5U) 6677 #define TSC_IOSCR_G2_IO2_Msk (0x1UL << TSC_IOSCR_G2_IO2_Pos) /*!< 0x00000020 */ 6678 #define TSC_IOSCR_G2_IO2 TSC_IOSCR_G2_IO2_Msk /*!<GROUP2_IO2 sampling mode */ 6679 #define TSC_IOSCR_G2_IO3_Pos (6U) 6680 #define TSC_IOSCR_G2_IO3_Msk (0x1UL << TSC_IOSCR_G2_IO3_Pos) /*!< 0x00000040 */ 6681 #define TSC_IOSCR_G2_IO3 TSC_IOSCR_G2_IO3_Msk /*!<GROUP2_IO3 sampling mode */ 6682 #define TSC_IOSCR_G2_IO4_Pos (7U) 6683 #define TSC_IOSCR_G2_IO4_Msk (0x1UL << TSC_IOSCR_G2_IO4_Pos) /*!< 0x00000080 */ 6684 #define TSC_IOSCR_G2_IO4 TSC_IOSCR_G2_IO4_Msk /*!<GROUP2_IO4 sampling mode */ 6685 #define TSC_IOSCR_G3_IO1_Pos (8U) 6686 #define TSC_IOSCR_G3_IO1_Msk (0x1UL << TSC_IOSCR_G3_IO1_Pos) /*!< 0x00000100 */ 6687 #define TSC_IOSCR_G3_IO1 TSC_IOSCR_G3_IO1_Msk /*!<GROUP3_IO1 sampling mode */ 6688 #define TSC_IOSCR_G3_IO2_Pos (9U) 6689 #define TSC_IOSCR_G3_IO2_Msk (0x1UL << TSC_IOSCR_G3_IO2_Pos) /*!< 0x00000200 */ 6690 #define TSC_IOSCR_G3_IO2 TSC_IOSCR_G3_IO2_Msk /*!<GROUP3_IO2 sampling mode */ 6691 #define TSC_IOSCR_G3_IO3_Pos (10U) 6692 #define TSC_IOSCR_G3_IO3_Msk (0x1UL << TSC_IOSCR_G3_IO3_Pos) /*!< 0x00000400 */ 6693 #define TSC_IOSCR_G3_IO3 TSC_IOSCR_G3_IO3_Msk /*!<GROUP3_IO3 sampling mode */ 6694 #define TSC_IOSCR_G3_IO4_Pos (11U) 6695 #define TSC_IOSCR_G3_IO4_Msk (0x1UL << TSC_IOSCR_G3_IO4_Pos) /*!< 0x00000800 */ 6696 #define TSC_IOSCR_G3_IO4 TSC_IOSCR_G3_IO4_Msk /*!<GROUP3_IO4 sampling mode */ 6697 #define TSC_IOSCR_G4_IO1_Pos (12U) 6698 #define TSC_IOSCR_G4_IO1_Msk (0x1UL << TSC_IOSCR_G4_IO1_Pos) /*!< 0x00001000 */ 6699 #define TSC_IOSCR_G4_IO1 TSC_IOSCR_G4_IO1_Msk /*!<GROUP4_IO1 sampling mode */ 6700 #define TSC_IOSCR_G4_IO2_Pos (13U) 6701 #define TSC_IOSCR_G4_IO2_Msk (0x1UL << TSC_IOSCR_G4_IO2_Pos) /*!< 0x00002000 */ 6702 #define TSC_IOSCR_G4_IO2 TSC_IOSCR_G4_IO2_Msk /*!<GROUP4_IO2 sampling mode */ 6703 #define TSC_IOSCR_G4_IO3_Pos (14U) 6704 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */ 6705 #define TSC_IOSCR_G4_IO3 TSC_IOSCR_G4_IO3_Msk /*!<GROUP4_IO3 sampling mode */ 6706 #define TSC_IOSCR_G4_IO4_Pos (15U) 6707 #define TSC_IOSCR_G4_IO4_Msk (0x1UL << TSC_IOSCR_G4_IO4_Pos) /*!< 0x00008000 */ 6708 #define TSC_IOSCR_G4_IO4 TSC_IOSCR_G4_IO4_Msk /*!<GROUP4_IO4 sampling mode */ 6709 #define TSC_IOSCR_G5_IO1_Pos (16U) 6710 #define TSC_IOSCR_G5_IO1_Msk (0x1UL << TSC_IOSCR_G5_IO1_Pos) /*!< 0x00010000 */ 6711 #define TSC_IOSCR_G5_IO1 TSC_IOSCR_G5_IO1_Msk /*!<GROUP5_IO1 sampling mode */ 6712 #define TSC_IOSCR_G5_IO2_Pos (17U) 6713 #define TSC_IOSCR_G5_IO2_Msk (0x1UL << TSC_IOSCR_G5_IO2_Pos) /*!< 0x00020000 */ 6714 #define TSC_IOSCR_G5_IO2 TSC_IOSCR_G5_IO2_Msk /*!<GROUP5_IO2 sampling mode */ 6715 #define TSC_IOSCR_G5_IO3_Pos (18U) 6716 #define TSC_IOSCR_G5_IO3_Msk (0x1UL << TSC_IOSCR_G5_IO3_Pos) /*!< 0x00040000 */ 6717 #define TSC_IOSCR_G5_IO3 TSC_IOSCR_G5_IO3_Msk /*!<GROUP5_IO3 sampling mode */ 6718 #define TSC_IOSCR_G5_IO4_Pos (19U) 6719 #define TSC_IOSCR_G5_IO4_Msk (0x1UL << TSC_IOSCR_G5_IO4_Pos) /*!< 0x00080000 */ 6720 #define TSC_IOSCR_G5_IO4 TSC_IOSCR_G5_IO4_Msk /*!<GROUP5_IO4 sampling mode */ 6721 #define TSC_IOSCR_G6_IO1_Pos (20U) 6722 #define TSC_IOSCR_G6_IO1_Msk (0x1UL << TSC_IOSCR_G6_IO1_Pos) /*!< 0x00100000 */ 6723 #define TSC_IOSCR_G6_IO1 TSC_IOSCR_G6_IO1_Msk /*!<GROUP6_IO1 sampling mode */ 6724 #define TSC_IOSCR_G6_IO2_Pos (21U) 6725 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */ 6726 #define TSC_IOSCR_G6_IO2 TSC_IOSCR_G6_IO2_Msk /*!<GROUP6_IO2 sampling mode */ 6727 #define TSC_IOSCR_G6_IO3_Pos (22U) 6728 #define TSC_IOSCR_G6_IO3_Msk (0x1UL << TSC_IOSCR_G6_IO3_Pos) /*!< 0x00400000 */ 6729 #define TSC_IOSCR_G6_IO3 TSC_IOSCR_G6_IO3_Msk /*!<GROUP6_IO3 sampling mode */ 6730 #define TSC_IOSCR_G6_IO4_Pos (23U) 6731 #define TSC_IOSCR_G6_IO4_Msk (0x1UL << TSC_IOSCR_G6_IO4_Pos) /*!< 0x00800000 */ 6732 #define TSC_IOSCR_G6_IO4 TSC_IOSCR_G6_IO4_Msk /*!<GROUP6_IO4 sampling mode */ 6733 #define TSC_IOSCR_G7_IO1_Pos (24U) 6734 #define TSC_IOSCR_G7_IO1_Msk (0x1UL << TSC_IOSCR_G7_IO1_Pos) /*!< 0x01000000 */ 6735 #define TSC_IOSCR_G7_IO1 TSC_IOSCR_G7_IO1_Msk /*!<GROUP7_IO1 sampling mode */ 6736 #define TSC_IOSCR_G7_IO2_Pos (25U) 6737 #define TSC_IOSCR_G7_IO2_Msk (0x1UL << TSC_IOSCR_G7_IO2_Pos) /*!< 0x02000000 */ 6738 #define TSC_IOSCR_G7_IO2 TSC_IOSCR_G7_IO2_Msk /*!<GROUP7_IO2 sampling mode */ 6739 #define TSC_IOSCR_G7_IO3_Pos (26U) 6740 #define TSC_IOSCR_G7_IO3_Msk (0x1UL << TSC_IOSCR_G7_IO3_Pos) /*!< 0x04000000 */ 6741 #define TSC_IOSCR_G7_IO3 TSC_IOSCR_G7_IO3_Msk /*!<GROUP7_IO3 sampling mode */ 6742 #define TSC_IOSCR_G7_IO4_Pos (27U) 6743 #define TSC_IOSCR_G7_IO4_Msk (0x1UL << TSC_IOSCR_G7_IO4_Pos) /*!< 0x08000000 */ 6744 #define TSC_IOSCR_G7_IO4 TSC_IOSCR_G7_IO4_Msk /*!<GROUP7_IO4 sampling mode */ 6745 #define TSC_IOSCR_G8_IO1_Pos (28U) 6746 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */ 6747 #define TSC_IOSCR_G8_IO1 TSC_IOSCR_G8_IO1_Msk /*!<GROUP8_IO1 sampling mode */ 6748 #define TSC_IOSCR_G8_IO2_Pos (29U) 6749 #define TSC_IOSCR_G8_IO2_Msk (0x1UL << TSC_IOSCR_G8_IO2_Pos) /*!< 0x20000000 */ 6750 #define TSC_IOSCR_G8_IO2 TSC_IOSCR_G8_IO2_Msk /*!<GROUP8_IO2 sampling mode */ 6751 #define TSC_IOSCR_G8_IO3_Pos (30U) 6752 #define TSC_IOSCR_G8_IO3_Msk (0x1UL << TSC_IOSCR_G8_IO3_Pos) /*!< 0x40000000 */ 6753 #define TSC_IOSCR_G8_IO3 TSC_IOSCR_G8_IO3_Msk /*!<GROUP8_IO3 sampling mode */ 6754 #define TSC_IOSCR_G8_IO4_Pos (31U) 6755 #define TSC_IOSCR_G8_IO4_Msk (0x1UL << TSC_IOSCR_G8_IO4_Pos) /*!< 0x80000000 */ 6756 #define TSC_IOSCR_G8_IO4 TSC_IOSCR_G8_IO4_Msk /*!<GROUP8_IO4 sampling mode */ 6757 6758 /******************* Bit definition for TSC_IOCCR register ******************/ 6759 #define TSC_IOCCR_G1_IO1_Pos (0U) 6760 #define TSC_IOCCR_G1_IO1_Msk (0x1UL << TSC_IOCCR_G1_IO1_Pos) /*!< 0x00000001 */ 6761 #define TSC_IOCCR_G1_IO1 TSC_IOCCR_G1_IO1_Msk /*!<GROUP1_IO1 channel mode */ 6762 #define TSC_IOCCR_G1_IO2_Pos (1U) 6763 #define TSC_IOCCR_G1_IO2_Msk (0x1UL << TSC_IOCCR_G1_IO2_Pos) /*!< 0x00000002 */ 6764 #define TSC_IOCCR_G1_IO2 TSC_IOCCR_G1_IO2_Msk /*!<GROUP1_IO2 channel mode */ 6765 #define TSC_IOCCR_G1_IO3_Pos (2U) 6766 #define TSC_IOCCR_G1_IO3_Msk (0x1UL << TSC_IOCCR_G1_IO3_Pos) /*!< 0x00000004 */ 6767 #define TSC_IOCCR_G1_IO3 TSC_IOCCR_G1_IO3_Msk /*!<GROUP1_IO3 channel mode */ 6768 #define TSC_IOCCR_G1_IO4_Pos (3U) 6769 #define TSC_IOCCR_G1_IO4_Msk (0x1UL << TSC_IOCCR_G1_IO4_Pos) /*!< 0x00000008 */ 6770 #define TSC_IOCCR_G1_IO4 TSC_IOCCR_G1_IO4_Msk /*!<GROUP1_IO4 channel mode */ 6771 #define TSC_IOCCR_G2_IO1_Pos (4U) 6772 #define TSC_IOCCR_G2_IO1_Msk (0x1UL << TSC_IOCCR_G2_IO1_Pos) /*!< 0x00000010 */ 6773 #define TSC_IOCCR_G2_IO1 TSC_IOCCR_G2_IO1_Msk /*!<GROUP2_IO1 channel mode */ 6774 #define TSC_IOCCR_G2_IO2_Pos (5U) 6775 #define TSC_IOCCR_G2_IO2_Msk (0x1UL << TSC_IOCCR_G2_IO2_Pos) /*!< 0x00000020 */ 6776 #define TSC_IOCCR_G2_IO2 TSC_IOCCR_G2_IO2_Msk /*!<GROUP2_IO2 channel mode */ 6777 #define TSC_IOCCR_G2_IO3_Pos (6U) 6778 #define TSC_IOCCR_G2_IO3_Msk (0x1UL << TSC_IOCCR_G2_IO3_Pos) /*!< 0x00000040 */ 6779 #define TSC_IOCCR_G2_IO3 TSC_IOCCR_G2_IO3_Msk /*!<GROUP2_IO3 channel mode */ 6780 #define TSC_IOCCR_G2_IO4_Pos (7U) 6781 #define TSC_IOCCR_G2_IO4_Msk (0x1UL << TSC_IOCCR_G2_IO4_Pos) /*!< 0x00000080 */ 6782 #define TSC_IOCCR_G2_IO4 TSC_IOCCR_G2_IO4_Msk /*!<GROUP2_IO4 channel mode */ 6783 #define TSC_IOCCR_G3_IO1_Pos (8U) 6784 #define TSC_IOCCR_G3_IO1_Msk (0x1UL << TSC_IOCCR_G3_IO1_Pos) /*!< 0x00000100 */ 6785 #define TSC_IOCCR_G3_IO1 TSC_IOCCR_G3_IO1_Msk /*!<GROUP3_IO1 channel mode */ 6786 #define TSC_IOCCR_G3_IO2_Pos (9U) 6787 #define TSC_IOCCR_G3_IO2_Msk (0x1UL << TSC_IOCCR_G3_IO2_Pos) /*!< 0x00000200 */ 6788 #define TSC_IOCCR_G3_IO2 TSC_IOCCR_G3_IO2_Msk /*!<GROUP3_IO2 channel mode */ 6789 #define TSC_IOCCR_G3_IO3_Pos (10U) 6790 #define TSC_IOCCR_G3_IO3_Msk (0x1UL << TSC_IOCCR_G3_IO3_Pos) /*!< 0x00000400 */ 6791 #define TSC_IOCCR_G3_IO3 TSC_IOCCR_G3_IO3_Msk /*!<GROUP3_IO3 channel mode */ 6792 #define TSC_IOCCR_G3_IO4_Pos (11U) 6793 #define TSC_IOCCR_G3_IO4_Msk (0x1UL << TSC_IOCCR_G3_IO4_Pos) /*!< 0x00000800 */ 6794 #define TSC_IOCCR_G3_IO4 TSC_IOCCR_G3_IO4_Msk /*!<GROUP3_IO4 channel mode */ 6795 #define TSC_IOCCR_G4_IO1_Pos (12U) 6796 #define TSC_IOCCR_G4_IO1_Msk (0x1UL << TSC_IOCCR_G4_IO1_Pos) /*!< 0x00001000 */ 6797 #define TSC_IOCCR_G4_IO1 TSC_IOCCR_G4_IO1_Msk /*!<GROUP4_IO1 channel mode */ 6798 #define TSC_IOCCR_G4_IO2_Pos (13U) 6799 #define TSC_IOCCR_G4_IO2_Msk (0x1UL << TSC_IOCCR_G4_IO2_Pos) /*!< 0x00002000 */ 6800 #define TSC_IOCCR_G4_IO2 TSC_IOCCR_G4_IO2_Msk /*!<GROUP4_IO2 channel mode */ 6801 #define TSC_IOCCR_G4_IO3_Pos (14U) 6802 #define TSC_IOCCR_G4_IO3_Msk (0x1UL << TSC_IOCCR_G4_IO3_Pos) /*!< 0x00004000 */ 6803 #define TSC_IOCCR_G4_IO3 TSC_IOCCR_G4_IO3_Msk /*!<GROUP4_IO3 channel mode */ 6804 #define TSC_IOCCR_G4_IO4_Pos (15U) 6805 #define TSC_IOCCR_G4_IO4_Msk (0x1UL << TSC_IOCCR_G4_IO4_Pos) /*!< 0x00008000 */ 6806 #define TSC_IOCCR_G4_IO4 TSC_IOCCR_G4_IO4_Msk /*!<GROUP4_IO4 channel mode */ 6807 #define TSC_IOCCR_G5_IO1_Pos (16U) 6808 #define TSC_IOCCR_G5_IO1_Msk (0x1UL << TSC_IOCCR_G5_IO1_Pos) /*!< 0x00010000 */ 6809 #define TSC_IOCCR_G5_IO1 TSC_IOCCR_G5_IO1_Msk /*!<GROUP5_IO1 channel mode */ 6810 #define TSC_IOCCR_G5_IO2_Pos (17U) 6811 #define TSC_IOCCR_G5_IO2_Msk (0x1UL << TSC_IOCCR_G5_IO2_Pos) /*!< 0x00020000 */ 6812 #define TSC_IOCCR_G5_IO2 TSC_IOCCR_G5_IO2_Msk /*!<GROUP5_IO2 channel mode */ 6813 #define TSC_IOCCR_G5_IO3_Pos (18U) 6814 #define TSC_IOCCR_G5_IO3_Msk (0x1UL << TSC_IOCCR_G5_IO3_Pos) /*!< 0x00040000 */ 6815 #define TSC_IOCCR_G5_IO3 TSC_IOCCR_G5_IO3_Msk /*!<GROUP5_IO3 channel mode */ 6816 #define TSC_IOCCR_G5_IO4_Pos (19U) 6817 #define TSC_IOCCR_G5_IO4_Msk (0x1UL << TSC_IOCCR_G5_IO4_Pos) /*!< 0x00080000 */ 6818 #define TSC_IOCCR_G5_IO4 TSC_IOCCR_G5_IO4_Msk /*!<GROUP5_IO4 channel mode */ 6819 #define TSC_IOCCR_G6_IO1_Pos (20U) 6820 #define TSC_IOCCR_G6_IO1_Msk (0x1UL << TSC_IOCCR_G6_IO1_Pos) /*!< 0x00100000 */ 6821 #define TSC_IOCCR_G6_IO1 TSC_IOCCR_G6_IO1_Msk /*!<GROUP6_IO1 channel mode */ 6822 #define TSC_IOCCR_G6_IO2_Pos (21U) 6823 #define TSC_IOCCR_G6_IO2_Msk (0x1UL << TSC_IOCCR_G6_IO2_Pos) /*!< 0x00200000 */ 6824 #define TSC_IOCCR_G6_IO2 TSC_IOCCR_G6_IO2_Msk /*!<GROUP6_IO2 channel mode */ 6825 #define TSC_IOCCR_G6_IO3_Pos (22U) 6826 #define TSC_IOCCR_G6_IO3_Msk (0x1UL << TSC_IOCCR_G6_IO3_Pos) /*!< 0x00400000 */ 6827 #define TSC_IOCCR_G6_IO3 TSC_IOCCR_G6_IO3_Msk /*!<GROUP6_IO3 channel mode */ 6828 #define TSC_IOCCR_G6_IO4_Pos (23U) 6829 #define TSC_IOCCR_G6_IO4_Msk (0x1UL << TSC_IOCCR_G6_IO4_Pos) /*!< 0x00800000 */ 6830 #define TSC_IOCCR_G6_IO4 TSC_IOCCR_G6_IO4_Msk /*!<GROUP6_IO4 channel mode */ 6831 #define TSC_IOCCR_G7_IO1_Pos (24U) 6832 #define TSC_IOCCR_G7_IO1_Msk (0x1UL << TSC_IOCCR_G7_IO1_Pos) /*!< 0x01000000 */ 6833 #define TSC_IOCCR_G7_IO1 TSC_IOCCR_G7_IO1_Msk /*!<GROUP7_IO1 channel mode */ 6834 #define TSC_IOCCR_G7_IO2_Pos (25U) 6835 #define TSC_IOCCR_G7_IO2_Msk (0x1UL << TSC_IOCCR_G7_IO2_Pos) /*!< 0x02000000 */ 6836 #define TSC_IOCCR_G7_IO2 TSC_IOCCR_G7_IO2_Msk /*!<GROUP7_IO2 channel mode */ 6837 #define TSC_IOCCR_G7_IO3_Pos (26U) 6838 #define TSC_IOCCR_G7_IO3_Msk (0x1UL << TSC_IOCCR_G7_IO3_Pos) /*!< 0x04000000 */ 6839 #define TSC_IOCCR_G7_IO3 TSC_IOCCR_G7_IO3_Msk /*!<GROUP7_IO3 channel mode */ 6840 #define TSC_IOCCR_G7_IO4_Pos (27U) 6841 #define TSC_IOCCR_G7_IO4_Msk (0x1UL << TSC_IOCCR_G7_IO4_Pos) /*!< 0x08000000 */ 6842 #define TSC_IOCCR_G7_IO4 TSC_IOCCR_G7_IO4_Msk /*!<GROUP7_IO4 channel mode */ 6843 #define TSC_IOCCR_G8_IO1_Pos (28U) 6844 #define TSC_IOCCR_G8_IO1_Msk (0x1UL << TSC_IOCCR_G8_IO1_Pos) /*!< 0x10000000 */ 6845 #define TSC_IOCCR_G8_IO1 TSC_IOCCR_G8_IO1_Msk /*!<GROUP8_IO1 channel mode */ 6846 #define TSC_IOCCR_G8_IO2_Pos (29U) 6847 #define TSC_IOCCR_G8_IO2_Msk (0x1UL << TSC_IOCCR_G8_IO2_Pos) /*!< 0x20000000 */ 6848 #define TSC_IOCCR_G8_IO2 TSC_IOCCR_G8_IO2_Msk /*!<GROUP8_IO2 channel mode */ 6849 #define TSC_IOCCR_G8_IO3_Pos (30U) 6850 #define TSC_IOCCR_G8_IO3_Msk (0x1UL << TSC_IOCCR_G8_IO3_Pos) /*!< 0x40000000 */ 6851 #define TSC_IOCCR_G8_IO3 TSC_IOCCR_G8_IO3_Msk /*!<GROUP8_IO3 channel mode */ 6852 #define TSC_IOCCR_G8_IO4_Pos (31U) 6853 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */ 6854 #define TSC_IOCCR_G8_IO4 TSC_IOCCR_G8_IO4_Msk /*!<GROUP8_IO4 channel mode */ 6855 6856 /******************* Bit definition for TSC_IOGCSR register *****************/ 6857 #define TSC_IOGCSR_G1E_Pos (0U) 6858 #define TSC_IOGCSR_G1E_Msk (0x1UL << TSC_IOGCSR_G1E_Pos) /*!< 0x00000001 */ 6859 #define TSC_IOGCSR_G1E TSC_IOGCSR_G1E_Msk /*!<Analog IO GROUP1 enable */ 6860 #define TSC_IOGCSR_G2E_Pos (1U) 6861 #define TSC_IOGCSR_G2E_Msk (0x1UL << TSC_IOGCSR_G2E_Pos) /*!< 0x00000002 */ 6862 #define TSC_IOGCSR_G2E TSC_IOGCSR_G2E_Msk /*!<Analog IO GROUP2 enable */ 6863 #define TSC_IOGCSR_G3E_Pos (2U) 6864 #define TSC_IOGCSR_G3E_Msk (0x1UL << TSC_IOGCSR_G3E_Pos) /*!< 0x00000004 */ 6865 #define TSC_IOGCSR_G3E TSC_IOGCSR_G3E_Msk /*!<Analog IO GROUP3 enable */ 6866 #define TSC_IOGCSR_G4E_Pos (3U) 6867 #define TSC_IOGCSR_G4E_Msk (0x1UL << TSC_IOGCSR_G4E_Pos) /*!< 0x00000008 */ 6868 #define TSC_IOGCSR_G4E TSC_IOGCSR_G4E_Msk /*!<Analog IO GROUP4 enable */ 6869 #define TSC_IOGCSR_G5E_Pos (4U) 6870 #define TSC_IOGCSR_G5E_Msk (0x1UL << TSC_IOGCSR_G5E_Pos) /*!< 0x00000010 */ 6871 #define TSC_IOGCSR_G5E TSC_IOGCSR_G5E_Msk /*!<Analog IO GROUP5 enable */ 6872 #define TSC_IOGCSR_G6E_Pos (5U) 6873 #define TSC_IOGCSR_G6E_Msk (0x1UL << TSC_IOGCSR_G6E_Pos) /*!< 0x00000020 */ 6874 #define TSC_IOGCSR_G6E TSC_IOGCSR_G6E_Msk /*!<Analog IO GROUP6 enable */ 6875 #define TSC_IOGCSR_G7E_Pos (6U) 6876 #define TSC_IOGCSR_G7E_Msk (0x1UL << TSC_IOGCSR_G7E_Pos) /*!< 0x00000040 */ 6877 #define TSC_IOGCSR_G7E TSC_IOGCSR_G7E_Msk /*!<Analog IO GROUP7 enable */ 6878 #define TSC_IOGCSR_G8E_Pos (7U) 6879 #define TSC_IOGCSR_G8E_Msk (0x1UL << TSC_IOGCSR_G8E_Pos) /*!< 0x00000080 */ 6880 #define TSC_IOGCSR_G8E TSC_IOGCSR_G8E_Msk /*!<Analog IO GROUP8 enable */ 6881 #define TSC_IOGCSR_G1S_Pos (16U) 6882 #define TSC_IOGCSR_G1S_Msk (0x1UL << TSC_IOGCSR_G1S_Pos) /*!< 0x00010000 */ 6883 #define TSC_IOGCSR_G1S TSC_IOGCSR_G1S_Msk /*!<Analog IO GROUP1 status */ 6884 #define TSC_IOGCSR_G2S_Pos (17U) 6885 #define TSC_IOGCSR_G2S_Msk (0x1UL << TSC_IOGCSR_G2S_Pos) /*!< 0x00020000 */ 6886 #define TSC_IOGCSR_G2S TSC_IOGCSR_G2S_Msk /*!<Analog IO GROUP2 status */ 6887 #define TSC_IOGCSR_G3S_Pos (18U) 6888 #define TSC_IOGCSR_G3S_Msk (0x1UL << TSC_IOGCSR_G3S_Pos) /*!< 0x00040000 */ 6889 #define TSC_IOGCSR_G3S TSC_IOGCSR_G3S_Msk /*!<Analog IO GROUP3 status */ 6890 #define TSC_IOGCSR_G4S_Pos (19U) 6891 #define TSC_IOGCSR_G4S_Msk (0x1UL << TSC_IOGCSR_G4S_Pos) /*!< 0x00080000 */ 6892 #define TSC_IOGCSR_G4S TSC_IOGCSR_G4S_Msk /*!<Analog IO GROUP4 status */ 6893 #define TSC_IOGCSR_G5S_Pos (20U) 6894 #define TSC_IOGCSR_G5S_Msk (0x1UL << TSC_IOGCSR_G5S_Pos) /*!< 0x00100000 */ 6895 #define TSC_IOGCSR_G5S TSC_IOGCSR_G5S_Msk /*!<Analog IO GROUP5 status */ 6896 #define TSC_IOGCSR_G6S_Pos (21U) 6897 #define TSC_IOGCSR_G6S_Msk (0x1UL << TSC_IOGCSR_G6S_Pos) /*!< 0x00200000 */ 6898 #define TSC_IOGCSR_G6S TSC_IOGCSR_G6S_Msk /*!<Analog IO GROUP6 status */ 6899 #define TSC_IOGCSR_G7S_Pos (22U) 6900 #define TSC_IOGCSR_G7S_Msk (0x1UL << TSC_IOGCSR_G7S_Pos) /*!< 0x00400000 */ 6901 #define TSC_IOGCSR_G7S TSC_IOGCSR_G7S_Msk /*!<Analog IO GROUP7 status */ 6902 #define TSC_IOGCSR_G8S_Pos (23U) 6903 #define TSC_IOGCSR_G8S_Msk (0x1UL << TSC_IOGCSR_G8S_Pos) /*!< 0x00800000 */ 6904 #define TSC_IOGCSR_G8S TSC_IOGCSR_G8S_Msk /*!<Analog IO GROUP8 status */ 6905 6906 /******************* Bit definition for TSC_IOGXCR register *****************/ 6907 #define TSC_IOGXCR_CNT_Pos (0U) 6908 #define TSC_IOGXCR_CNT_Msk (0x3FFFUL << TSC_IOGXCR_CNT_Pos) /*!< 0x00003FFF */ 6909 #define TSC_IOGXCR_CNT TSC_IOGXCR_CNT_Msk /*!<CNT[13:0] bits (Counter value) */ 6910 6911 /******************************************************************************/ 6912 /* */ 6913 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */ 6914 /* */ 6915 /******************************************************************************/ 6916 6917 /* 6918 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 6919 */ 6920 /* Note: No specific macro feature on this device */ 6921 6922 /****************** Bit definition for USART_CR1 register *******************/ 6923 #define USART_CR1_UE_Pos (0U) 6924 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00000001 */ 6925 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */ 6926 #define USART_CR1_UESM_Pos (1U) 6927 #define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) /*!< 0x00000002 */ 6928 #define USART_CR1_UESM USART_CR1_UESM_Msk /*!< USART Enable in STOP Mode */ 6929 #define USART_CR1_RE_Pos (2U) 6930 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ 6931 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */ 6932 #define USART_CR1_TE_Pos (3U) 6933 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ 6934 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */ 6935 #define USART_CR1_IDLEIE_Pos (4U) 6936 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ 6937 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */ 6938 #define USART_CR1_RXNEIE_Pos (5U) 6939 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ 6940 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */ 6941 #define USART_CR1_TCIE_Pos (6U) 6942 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ 6943 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */ 6944 #define USART_CR1_TXEIE_Pos (7U) 6945 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ 6946 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< TXE Interrupt Enable */ 6947 #define USART_CR1_PEIE_Pos (8U) 6948 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ 6949 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */ 6950 #define USART_CR1_PS_Pos (9U) 6951 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ 6952 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */ 6953 #define USART_CR1_PCE_Pos (10U) 6954 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ 6955 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */ 6956 #define USART_CR1_WAKE_Pos (11U) 6957 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ 6958 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Receiver Wakeup method */ 6959 #define USART_CR1_M_Pos (12U) 6960 #define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) /*!< 0x10001000 */ 6961 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */ 6962 #define USART_CR1_M0_Pos (12U) 6963 #define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) /*!< 0x00001000 */ 6964 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - Bit 0 */ 6965 #define USART_CR1_MME_Pos (13U) 6966 #define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) /*!< 0x00002000 */ 6967 #define USART_CR1_MME USART_CR1_MME_Msk /*!< Mute Mode Enable */ 6968 #define USART_CR1_CMIE_Pos (14U) 6969 #define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) /*!< 0x00004000 */ 6970 #define USART_CR1_CMIE USART_CR1_CMIE_Msk /*!< Character match interrupt enable */ 6971 #define USART_CR1_OVER8_Pos (15U) 6972 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ 6973 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */ 6974 #define USART_CR1_DEDT_Pos (16U) 6975 #define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) /*!< 0x001F0000 */ 6976 #define USART_CR1_DEDT USART_CR1_DEDT_Msk /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */ 6977 #define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) /*!< 0x00010000 */ 6978 #define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) /*!< 0x00020000 */ 6979 #define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) /*!< 0x00040000 */ 6980 #define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) /*!< 0x00080000 */ 6981 #define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) /*!< 0x00100000 */ 6982 #define USART_CR1_DEAT_Pos (21U) 6983 #define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) /*!< 0x03E00000 */ 6984 #define USART_CR1_DEAT USART_CR1_DEAT_Msk /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */ 6985 #define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) /*!< 0x00200000 */ 6986 #define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) /*!< 0x00400000 */ 6987 #define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) /*!< 0x00800000 */ 6988 #define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) /*!< 0x01000000 */ 6989 #define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) /*!< 0x02000000 */ 6990 #define USART_CR1_RTOIE_Pos (26U) 6991 #define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) /*!< 0x04000000 */ 6992 #define USART_CR1_RTOIE USART_CR1_RTOIE_Msk /*!< Receive Time Out interrupt enable */ 6993 #define USART_CR1_EOBIE_Pos (27U) 6994 #define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) /*!< 0x08000000 */ 6995 #define USART_CR1_EOBIE USART_CR1_EOBIE_Msk /*!< End of Block interrupt enable */ 6996 #define USART_CR1_M1_Pos (28U) 6997 #define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) /*!< 0x10000000 */ 6998 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - Bit 1 */ 6999 /****************** Bit definition for USART_CR2 register *******************/ 7000 #define USART_CR2_ADDM7_Pos (4U) 7001 #define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) /*!< 0x00000010 */ 7002 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit Address Detection */ 7003 #define USART_CR2_LBDL_Pos (5U) 7004 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ 7005 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */ 7006 #define USART_CR2_LBDIE_Pos (6U) 7007 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ 7008 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */ 7009 #define USART_CR2_LBCL_Pos (8U) 7010 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ 7011 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */ 7012 #define USART_CR2_CPHA_Pos (9U) 7013 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ 7014 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */ 7015 #define USART_CR2_CPOL_Pos (10U) 7016 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ 7017 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */ 7018 #define USART_CR2_CLKEN_Pos (11U) 7019 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ 7020 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */ 7021 #define USART_CR2_STOP_Pos (12U) 7022 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ 7023 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */ 7024 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */ 7025 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */ 7026 #define USART_CR2_LINEN_Pos (14U) 7027 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ 7028 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */ 7029 #define USART_CR2_SWAP_Pos (15U) 7030 #define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) /*!< 0x00008000 */ 7031 #define USART_CR2_SWAP USART_CR2_SWAP_Msk /*!< SWAP TX/RX pins */ 7032 #define USART_CR2_RXINV_Pos (16U) 7033 #define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) /*!< 0x00010000 */ 7034 #define USART_CR2_RXINV USART_CR2_RXINV_Msk /*!< RX pin active level inversion */ 7035 #define USART_CR2_TXINV_Pos (17U) 7036 #define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) /*!< 0x00020000 */ 7037 #define USART_CR2_TXINV USART_CR2_TXINV_Msk /*!< TX pin active level inversion */ 7038 #define USART_CR2_DATAINV_Pos (18U) 7039 #define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) /*!< 0x00040000 */ 7040 #define USART_CR2_DATAINV USART_CR2_DATAINV_Msk /*!< Binary data inversion */ 7041 #define USART_CR2_MSBFIRST_Pos (19U) 7042 #define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) /*!< 0x00080000 */ 7043 #define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk /*!< Most Significant Bit First */ 7044 #define USART_CR2_ABREN_Pos (20U) 7045 #define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) /*!< 0x00100000 */ 7046 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate Enable*/ 7047 #define USART_CR2_ABRMODE_Pos (21U) 7048 #define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) /*!< 0x00600000 */ 7049 #define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */ 7050 #define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) /*!< 0x00200000 */ 7051 #define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) /*!< 0x00400000 */ 7052 #define USART_CR2_RTOEN_Pos (23U) 7053 #define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) /*!< 0x00800000 */ 7054 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-Out enable */ 7055 #define USART_CR2_ADD_Pos (24U) 7056 #define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) /*!< 0xFF000000 */ 7057 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */ 7058 7059 /****************** Bit definition for USART_CR3 register *******************/ 7060 #define USART_CR3_EIE_Pos (0U) 7061 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ 7062 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */ 7063 #define USART_CR3_IREN_Pos (1U) 7064 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ 7065 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */ 7066 #define USART_CR3_IRLP_Pos (2U) 7067 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ 7068 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */ 7069 #define USART_CR3_HDSEL_Pos (3U) 7070 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ 7071 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */ 7072 #define USART_CR3_NACK_Pos (4U) 7073 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ 7074 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< SmartCard NACK enable */ 7075 #define USART_CR3_SCEN_Pos (5U) 7076 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ 7077 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< SmartCard mode enable */ 7078 #define USART_CR3_DMAR_Pos (6U) 7079 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ 7080 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */ 7081 #define USART_CR3_DMAT_Pos (7U) 7082 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ 7083 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */ 7084 #define USART_CR3_RTSE_Pos (8U) 7085 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ 7086 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */ 7087 #define USART_CR3_CTSE_Pos (9U) 7088 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ 7089 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */ 7090 #define USART_CR3_CTSIE_Pos (10U) 7091 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ 7092 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */ 7093 #define USART_CR3_ONEBIT_Pos (11U) 7094 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ 7095 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!< One sample bit method enable */ 7096 #define USART_CR3_OVRDIS_Pos (12U) 7097 #define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) /*!< 0x00001000 */ 7098 #define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk /*!< Overrun Disable */ 7099 #define USART_CR3_DDRE_Pos (13U) 7100 #define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) /*!< 0x00002000 */ 7101 #define USART_CR3_DDRE USART_CR3_DDRE_Msk /*!< DMA Disable on Reception Error */ 7102 #define USART_CR3_DEM_Pos (14U) 7103 #define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) /*!< 0x00004000 */ 7104 #define USART_CR3_DEM USART_CR3_DEM_Msk /*!< Driver Enable Mode */ 7105 #define USART_CR3_DEP_Pos (15U) 7106 #define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) /*!< 0x00008000 */ 7107 #define USART_CR3_DEP USART_CR3_DEP_Msk /*!< Driver Enable Polarity Selection */ 7108 #define USART_CR3_SCARCNT_Pos (17U) 7109 #define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) /*!< 0x000E0000 */ 7110 #define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */ 7111 #define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) /*!< 0x00020000 */ 7112 #define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) /*!< 0x00040000 */ 7113 #define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) /*!< 0x00080000 */ 7114 #define USART_CR3_WUS_Pos (20U) 7115 #define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) /*!< 0x00300000 */ 7116 #define USART_CR3_WUS USART_CR3_WUS_Msk /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */ 7117 #define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) /*!< 0x00100000 */ 7118 #define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) /*!< 0x00200000 */ 7119 #define USART_CR3_WUFIE_Pos (22U) 7120 #define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) /*!< 0x00400000 */ 7121 #define USART_CR3_WUFIE USART_CR3_WUFIE_Msk /*!< Wake Up Interrupt Enable */ 7122 #define USART_CR3_UCESM_Pos (23U) 7123 #define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos) /*!< 0x00800000 */ 7124 #define USART_CR3_UCESM USART_CR3_UCESM_Msk /*!< Clock Enable in Stop mode */ 7125 7126 /****************** Bit definition for USART_BRR register *******************/ 7127 #define USART_BRR_DIV_FRACTION_Pos (0U) 7128 #define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) /*!< 0x0000000F */ 7129 #define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk /*!< Fraction of USARTDIV */ 7130 #define USART_BRR_DIV_MANTISSA_Pos (4U) 7131 #define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) /*!< 0x0000FFF0 */ 7132 #define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk /*!< Mantissa of USARTDIV */ 7133 7134 /****************** Bit definition for USART_GTPR register ******************/ 7135 #define USART_GTPR_PSC_Pos (0U) 7136 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ 7137 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */ 7138 #define USART_GTPR_GT_Pos (8U) 7139 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ 7140 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */ 7141 7142 7143 /******************* Bit definition for USART_RTOR register *****************/ 7144 #define USART_RTOR_RTO_Pos (0U) 7145 #define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */ 7146 #define USART_RTOR_RTO USART_RTOR_RTO_Msk /*!< Receiver Time Out Value */ 7147 #define USART_RTOR_BLEN_Pos (24U) 7148 #define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) /*!< 0xFF000000 */ 7149 #define USART_RTOR_BLEN USART_RTOR_BLEN_Msk /*!< Block Length */ 7150 7151 /******************* Bit definition for USART_RQR register ******************/ 7152 #define USART_RQR_ABRRQ_Pos (0U) 7153 #define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) /*!< 0x00000001 */ 7154 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate Request */ 7155 #define USART_RQR_SBKRQ_Pos (1U) 7156 #define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) /*!< 0x00000002 */ 7157 #define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk /*!< Send Break Request */ 7158 #define USART_RQR_MMRQ_Pos (2U) 7159 #define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) /*!< 0x00000004 */ 7160 #define USART_RQR_MMRQ USART_RQR_MMRQ_Msk /*!< Mute Mode Request */ 7161 #define USART_RQR_RXFRQ_Pos (3U) 7162 #define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) /*!< 0x00000008 */ 7163 #define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk /*!< Receive Data flush Request */ 7164 #define USART_RQR_TXFRQ_Pos (4U) 7165 #define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) /*!< 0x00000010 */ 7166 #define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk /*!< Transmit data flush Request */ 7167 7168 /******************* Bit definition for USART_ISR register ******************/ 7169 #define USART_ISR_PE_Pos (0U) 7170 #define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) /*!< 0x00000001 */ 7171 #define USART_ISR_PE USART_ISR_PE_Msk /*!< Parity Error */ 7172 #define USART_ISR_FE_Pos (1U) 7173 #define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) /*!< 0x00000002 */ 7174 #define USART_ISR_FE USART_ISR_FE_Msk /*!< Framing Error */ 7175 #define USART_ISR_NE_Pos (2U) 7176 #define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) /*!< 0x00000004 */ 7177 #define USART_ISR_NE USART_ISR_NE_Msk /*!< Noise detected Flag */ 7178 #define USART_ISR_ORE_Pos (3U) 7179 #define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) /*!< 0x00000008 */ 7180 #define USART_ISR_ORE USART_ISR_ORE_Msk /*!< OverRun Error */ 7181 #define USART_ISR_IDLE_Pos (4U) 7182 #define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) /*!< 0x00000010 */ 7183 #define USART_ISR_IDLE USART_ISR_IDLE_Msk /*!< IDLE line detected */ 7184 #define USART_ISR_RXNE_Pos (5U) 7185 #define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) /*!< 0x00000020 */ 7186 #define USART_ISR_RXNE USART_ISR_RXNE_Msk /*!< Read Data Register Not Empty */ 7187 #define USART_ISR_TC_Pos (6U) 7188 #define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) /*!< 0x00000040 */ 7189 #define USART_ISR_TC USART_ISR_TC_Msk /*!< Transmission Complete */ 7190 #define USART_ISR_TXE_Pos (7U) 7191 #define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) /*!< 0x00000080 */ 7192 #define USART_ISR_TXE USART_ISR_TXE_Msk /*!< Transmit Data Register Empty */ 7193 #define USART_ISR_LBDF_Pos (8U) 7194 #define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) /*!< 0x00000100 */ 7195 #define USART_ISR_LBDF USART_ISR_LBDF_Msk /*!< LIN Break Detection Flag */ 7196 #define USART_ISR_CTSIF_Pos (9U) 7197 #define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /*!< 0x00000200 */ 7198 #define USART_ISR_CTSIF USART_ISR_CTSIF_Msk /*!< CTS interrupt flag */ 7199 #define USART_ISR_CTS_Pos (10U) 7200 #define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /*!< 0x00000400 */ 7201 #define USART_ISR_CTS USART_ISR_CTS_Msk /*!< CTS flag */ 7202 #define USART_ISR_RTOF_Pos (11U) 7203 #define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /*!< 0x00000800 */ 7204 #define USART_ISR_RTOF USART_ISR_RTOF_Msk /*!< Receiver Time Out */ 7205 #define USART_ISR_EOBF_Pos (12U) 7206 #define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /*!< 0x00001000 */ 7207 #define USART_ISR_EOBF USART_ISR_EOBF_Msk /*!< End Of Block Flag */ 7208 #define USART_ISR_ABRE_Pos (14U) 7209 #define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /*!< 0x00004000 */ 7210 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate Error */ 7211 #define USART_ISR_ABRF_Pos (15U) 7212 #define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /*!< 0x00008000 */ 7213 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate Flag */ 7214 #define USART_ISR_BUSY_Pos (16U) 7215 #define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /*!< 0x00010000 */ 7216 #define USART_ISR_BUSY USART_ISR_BUSY_Msk /*!< Busy Flag */ 7217 #define USART_ISR_CMF_Pos (17U) 7218 #define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /*!< 0x00020000 */ 7219 #define USART_ISR_CMF USART_ISR_CMF_Msk /*!< Character Match Flag */ 7220 #define USART_ISR_SBKF_Pos (18U) 7221 #define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /*!< 0x00040000 */ 7222 #define USART_ISR_SBKF USART_ISR_SBKF_Msk /*!< Send Break Flag */ 7223 #define USART_ISR_RWU_Pos (19U) 7224 #define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /*!< 0x00080000 */ 7225 #define USART_ISR_RWU USART_ISR_RWU_Msk /*!< Receive Wake Up from mute mode Flag */ 7226 #define USART_ISR_WUF_Pos (20U) 7227 #define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /*!< 0x00100000 */ 7228 #define USART_ISR_WUF USART_ISR_WUF_Msk /*!< Wake Up from stop mode Flag */ 7229 #define USART_ISR_TEACK_Pos (21U) 7230 #define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) /*!< 0x00200000 */ 7231 #define USART_ISR_TEACK USART_ISR_TEACK_Msk /*!< Transmit Enable Acknowledge Flag */ 7232 #define USART_ISR_REACK_Pos (22U) 7233 #define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) /*!< 0x00400000 */ 7234 #define USART_ISR_REACK USART_ISR_REACK_Msk /*!< Receive Enable Acknowledge Flag */ 7235 7236 /******************* Bit definition for USART_ICR register ******************/ 7237 #define USART_ICR_PECF_Pos (0U) 7238 #define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) /*!< 0x00000001 */ 7239 #define USART_ICR_PECF USART_ICR_PECF_Msk /*!< Parity Error Clear Flag */ 7240 #define USART_ICR_FECF_Pos (1U) 7241 #define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /*!< 0x00000002 */ 7242 #define USART_ICR_FECF USART_ICR_FECF_Msk /*!< Framing Error Clear Flag */ 7243 #define USART_ICR_NCF_Pos (2U) 7244 #define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos) /*!< 0x00000004 */ 7245 #define USART_ICR_NCF USART_ICR_NCF_Msk /*!< Noise detected Clear Flag */ 7246 #define USART_ICR_ORECF_Pos (3U) 7247 #define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) /*!< 0x00000008 */ 7248 #define USART_ICR_ORECF USART_ICR_ORECF_Msk /*!< OverRun Error Clear Flag */ 7249 #define USART_ICR_IDLECF_Pos (4U) 7250 #define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) /*!< 0x00000010 */ 7251 #define USART_ICR_IDLECF USART_ICR_IDLECF_Msk /*!< IDLE line detected Clear Flag */ 7252 #define USART_ICR_TCCF_Pos (6U) 7253 #define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) /*!< 0x00000040 */ 7254 #define USART_ICR_TCCF USART_ICR_TCCF_Msk /*!< Transmission Complete Clear Flag */ 7255 #define USART_ICR_LBDCF_Pos (8U) 7256 #define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) /*!< 0x00000100 */ 7257 #define USART_ICR_LBDCF USART_ICR_LBDCF_Msk /*!< LIN Break Detection Clear Flag */ 7258 #define USART_ICR_CTSCF_Pos (9U) 7259 #define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) /*!< 0x00000200 */ 7260 #define USART_ICR_CTSCF USART_ICR_CTSCF_Msk /*!< CTS Interrupt Clear Flag */ 7261 #define USART_ICR_RTOCF_Pos (11U) 7262 #define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) /*!< 0x00000800 */ 7263 #define USART_ICR_RTOCF USART_ICR_RTOCF_Msk /*!< Receiver Time Out Clear Flag */ 7264 #define USART_ICR_EOBCF_Pos (12U) 7265 #define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) /*!< 0x00001000 */ 7266 #define USART_ICR_EOBCF USART_ICR_EOBCF_Msk /*!< End Of Block Clear Flag */ 7267 #define USART_ICR_CMCF_Pos (17U) 7268 #define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) /*!< 0x00020000 */ 7269 #define USART_ICR_CMCF USART_ICR_CMCF_Msk /*!< Character Match Clear Flag */ 7270 #define USART_ICR_WUCF_Pos (20U) 7271 #define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) /*!< 0x00100000 */ 7272 #define USART_ICR_WUCF USART_ICR_WUCF_Msk /*!< Wake Up from stop mode Clear Flag */ 7273 7274 /* Compatibility defines with other series */ 7275 #define USART_ICR_NECF USART_ICR_NCF 7276 7277 /******************* Bit definition for USART_RDR register ******************/ 7278 #define USART_RDR_RDR_Pos (0U) 7279 #define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) /*!< 0x000001FF */ 7280 #define USART_RDR_RDR USART_RDR_RDR_Msk /*!< RDR[8:0] bits (Receive Data value) */ 7281 7282 /******************* Bit definition for USART_TDR register ******************/ 7283 #define USART_TDR_TDR_Pos (0U) 7284 #define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) /*!< 0x000001FF */ 7285 #define USART_TDR_TDR USART_TDR_TDR_Msk /*!< TDR[8:0] bits (Transmit Data value) */ 7286 7287 /******************************************************************************/ 7288 /* */ 7289 /* USB Device General registers */ 7290 /* */ 7291 /******************************************************************************/ 7292 #define USB_BASE (0x40005C00U) /*!< USB_IP Peripheral Registers base address */ 7293 #define USB_PMAADDR_Pos (13U) 7294 #define USB_PMAADDR_Msk (0x20003UL << USB_PMAADDR_Pos) /*!< 0x40006000 */ 7295 #define USB_PMAADDR USB_PMAADDR_Msk /*!< USB_IP Packet Memory Area base address */ 7296 7297 #define USB_CNTR (USB_BASE + 0x40) /*!< Control register */ 7298 #define USB_ISTR (USB_BASE + 0x44) /*!< Interrupt status register */ 7299 #define USB_FNR (USB_BASE + 0x48) /*!< Frame number register */ 7300 #define USB_DADDR (USB_BASE + 0x4C) /*!< Device address register */ 7301 #define USB_BTABLE (USB_BASE + 0x50) /*!< Buffer Table address register */ 7302 #define USB_LPMCSR (USB_BASE + 0x54) /*!< LPM Control and Status register */ 7303 #define USB_BCDR (USB_BASE + 0x58) /*!< Battery Charging detector register*/ 7304 7305 /**************************** ISTR interrupt events *************************/ 7306 #define USB_ISTR_CTR ((uint16_t)0x8000U) /*!< Correct TRansfer (clear-only bit) */ 7307 #define USB_ISTR_PMAOVR ((uint16_t)0x4000U) /*!< DMA OVeR/underrun (clear-only bit) */ 7308 #define USB_ISTR_ERR ((uint16_t)0x2000U) /*!< ERRor (clear-only bit) */ 7309 #define USB_ISTR_WKUP ((uint16_t)0x1000U) /*!< WaKe UP (clear-only bit) */ 7310 #define USB_ISTR_SUSP ((uint16_t)0x0800U) /*!< SUSPend (clear-only bit) */ 7311 #define USB_ISTR_RESET ((uint16_t)0x0400U) /*!< RESET (clear-only bit) */ 7312 #define USB_ISTR_SOF ((uint16_t)0x0200U) /*!< Start Of Frame (clear-only bit) */ 7313 #define USB_ISTR_ESOF ((uint16_t)0x0100U) /*!< Expected Start Of Frame (clear-only bit) */ 7314 #define USB_ISTR_L1REQ ((uint16_t)0x0080U) /*!< LPM L1 state request */ 7315 #define USB_ISTR_DIR ((uint16_t)0x0010U) /*!< DIRection of transaction (read-only bit) */ 7316 #define USB_ISTR_EP_ID ((uint16_t)0x000FU) /*!< EndPoint IDentifier (read-only bit) */ 7317 7318 #define USB_CLR_CTR (~USB_ISTR_CTR) /*!< clear Correct TRansfer bit */ 7319 #define USB_CLR_PMAOVR (~USB_ISTR_PMAOVR) /*!< clear DMA OVeR/underrun bit*/ 7320 #define USB_CLR_ERR (~USB_ISTR_ERR) /*!< clear ERRor bit */ 7321 #define USB_CLR_WKUP (~USB_ISTR_WKUP) /*!< clear WaKe UP bit */ 7322 #define USB_CLR_SUSP (~USB_ISTR_SUSP) /*!< clear SUSPend bit */ 7323 #define USB_CLR_RESET (~USB_ISTR_RESET) /*!< clear RESET bit */ 7324 #define USB_CLR_SOF (~USB_ISTR_SOF) /*!< clear Start Of Frame bit */ 7325 #define USB_CLR_ESOF (~USB_ISTR_ESOF) /*!< clear Expected Start Of Frame bit */ 7326 #define USB_CLR_L1REQ (~USB_ISTR_L1REQ) /*!< clear LPM L1 bit */ 7327 /************************* CNTR control register bits definitions ***********/ 7328 #define USB_CNTR_CTRM ((uint16_t)0x8000U) /*!< Correct TRansfer Mask */ 7329 #define USB_CNTR_PMAOVRM ((uint16_t)0x4000U) /*!< DMA OVeR/underrun Mask */ 7330 #define USB_CNTR_ERRM ((uint16_t)0x2000U) /*!< ERRor Mask */ 7331 #define USB_CNTR_WKUPM ((uint16_t)0x1000U) /*!< WaKe UP Mask */ 7332 #define USB_CNTR_SUSPM ((uint16_t)0x0800U) /*!< SUSPend Mask */ 7333 #define USB_CNTR_RESETM ((uint16_t)0x0400U) /*!< RESET Mask */ 7334 #define USB_CNTR_SOFM ((uint16_t)0x0200U) /*!< Start Of Frame Mask */ 7335 #define USB_CNTR_ESOFM ((uint16_t)0x0100U) /*!< Expected Start Of Frame Mask */ 7336 #define USB_CNTR_L1REQM ((uint16_t)0x0080U) /*!< LPM L1 state request interrupt mask */ 7337 #define USB_CNTR_L1RESUME ((uint16_t)0x0020U) /*!< LPM L1 Resume request */ 7338 #define USB_CNTR_RESUME ((uint16_t)0x0010U) /*!< RESUME request */ 7339 #define USB_CNTR_FSUSP ((uint16_t)0x0008U) /*!< Force SUSPend */ 7340 #define USB_CNTR_LPMODE ((uint16_t)0x0004U) /*!< Low-power MODE */ 7341 #define USB_CNTR_PDWN ((uint16_t)0x0002U) /*!< Power DoWN */ 7342 #define USB_CNTR_FRES ((uint16_t)0x0001U) /*!< Force USB RESet */ 7343 /************************* BCDR control register bits definitions ***********/ 7344 #define USB_BCDR_DPPU ((uint16_t)0x8000U) /*!< DP Pull-up Enable */ 7345 #define USB_BCDR_PS2DET ((uint16_t)0x0080U) /*!< PS2 port or proprietary charger detected */ 7346 #define USB_BCDR_SDET ((uint16_t)0x0040U) /*!< Secondary detection (SD) status */ 7347 #define USB_BCDR_PDET ((uint16_t)0x0020U) /*!< Primary detection (PD) status */ 7348 #define USB_BCDR_DCDET ((uint16_t)0x0010U) /*!< Data contact detection (DCD) status */ 7349 #define USB_BCDR_SDEN ((uint16_t)0x0008U) /*!< Secondary detection (SD) mode enable */ 7350 #define USB_BCDR_PDEN ((uint16_t)0x0004U) /*!< Primary detection (PD) mode enable */ 7351 #define USB_BCDR_DCDEN ((uint16_t)0x0002U) /*!< Data contact detection (DCD) mode enable */ 7352 #define USB_BCDR_BCDEN ((uint16_t)0x0001U) /*!< Battery charging detector (BCD) enable */ 7353 /*************************** LPM register bits definitions ******************/ 7354 #define USB_LPMCSR_BESL ((uint16_t)0x00F0U) /*!< BESL value received with last ACKed LPM Token */ 7355 #define USB_LPMCSR_REMWAKE ((uint16_t)0x0008U) /*!< bRemoteWake value received with last ACKed LPM Token */ 7356 #define USB_LPMCSR_LPMACK ((uint16_t)0x0002U) /*!< LPM Token acknowledge enable*/ 7357 #define USB_LPMCSR_LMPEN ((uint16_t)0x0001U) /*!< LPM support enable */ 7358 /******************** FNR Frame Number Register bit definitions ************/ 7359 #define USB_FNR_RXDP ((uint16_t)0x8000U) /*!< status of D+ data line */ 7360 #define USB_FNR_RXDM ((uint16_t)0x4000U) /*!< status of D- data line */ 7361 #define USB_FNR_LCK ((uint16_t)0x2000U) /*!< LoCKed */ 7362 #define USB_FNR_LSOF ((uint16_t)0x1800U) /*!< Lost SOF */ 7363 #define USB_FNR_FN ((uint16_t)0x07FFU) /*!< Frame Number */ 7364 /******************** DADDR Device ADDRess bit definitions ****************/ 7365 #define USB_DADDR_EF ((uint8_t)0x80U) /*!< USB device address Enable Function */ 7366 #define USB_DADDR_ADD ((uint8_t)0x7FU) /*!< USB device address */ 7367 /****************************** Endpoint register *************************/ 7368 #define USB_EP0R USB_BASE /*!< endpoint 0 register address */ 7369 #define USB_EP1R (USB_BASE + 0x04) /*!< endpoint 1 register address */ 7370 #define USB_EP2R (USB_BASE + 0x08) /*!< endpoint 2 register address */ 7371 #define USB_EP3R (USB_BASE + 0x0C) /*!< endpoint 3 register address */ 7372 #define USB_EP4R (USB_BASE + 0x10) /*!< endpoint 4 register address */ 7373 #define USB_EP5R (USB_BASE + 0x14) /*!< endpoint 5 register address */ 7374 #define USB_EP6R (USB_BASE + 0x18) /*!< endpoint 6 register address */ 7375 #define USB_EP7R (USB_BASE + 0x1C) /*!< endpoint 7 register address */ 7376 /* bit positions */ 7377 #define USB_EP_CTR_RX ((uint16_t)0x8000U) /*!< EndPoint Correct TRansfer RX */ 7378 #define USB_EP_DTOG_RX ((uint16_t)0x4000U) /*!< EndPoint Data TOGGLE RX */ 7379 #define USB_EPRX_STAT ((uint16_t)0x3000U) /*!< EndPoint RX STATus bit field */ 7380 #define USB_EP_SETUP ((uint16_t)0x0800U) /*!< EndPoint SETUP */ 7381 #define USB_EP_T_FIELD ((uint16_t)0x0600U) /*!< EndPoint TYPE */ 7382 #define USB_EP_KIND ((uint16_t)0x0100U) /*!< EndPoint KIND */ 7383 #define USB_EP_CTR_TX ((uint16_t)0x0080U) /*!< EndPoint Correct TRansfer TX */ 7384 #define USB_EP_DTOG_TX ((uint16_t)0x0040U) /*!< EndPoint Data TOGGLE TX */ 7385 #define USB_EPTX_STAT ((uint16_t)0x0030U) /*!< EndPoint TX STATus bit field */ 7386 #define USB_EPADDR_FIELD ((uint16_t)0x000FU) /*!< EndPoint ADDRess FIELD */ 7387 7388 /* EndPoint REGister MASK (no toggle fields) */ 7389 #define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD) 7390 /*!< EP_TYPE[1:0] EndPoint TYPE */ 7391 #define USB_EP_TYPE_MASK ((uint16_t)0x0600U) /*!< EndPoint TYPE Mask */ 7392 #define USB_EP_BULK ((uint16_t)0x0000U) /*!< EndPoint BULK */ 7393 #define USB_EP_CONTROL ((uint16_t)0x0200U) /*!< EndPoint CONTROL */ 7394 #define USB_EP_ISOCHRONOUS ((uint16_t)0x0400U) /*!< EndPoint ISOCHRONOUS */ 7395 #define USB_EP_INTERRUPT ((uint16_t)0x0600U) /*!< EndPoint INTERRUPT */ 7396 #define USB_EP_T_MASK ((uint16_t) ~USB_EP_T_FIELD & USB_EPREG_MASK) 7397 7398 #define USB_EPKIND_MASK ((uint16_t)~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */ 7399 /*!< STAT_TX[1:0] STATus for TX transfer */ 7400 #define USB_EP_TX_DIS ((uint16_t)0x0000U) /*!< EndPoint TX DISabled */ 7401 #define USB_EP_TX_STALL ((uint16_t)0x0010U) /*!< EndPoint TX STALLed */ 7402 #define USB_EP_TX_NAK ((uint16_t)0x0020U) /*!< EndPoint TX NAKed */ 7403 #define USB_EP_TX_VALID ((uint16_t)0x0030U) /*!< EndPoint TX VALID */ 7404 #define USB_EPTX_DTOG1 ((uint16_t)0x0010U) /*!< EndPoint TX Data TOGgle bit1 */ 7405 #define USB_EPTX_DTOG2 ((uint16_t)0x0020U) /*!< EndPoint TX Data TOGgle bit2 */ 7406 #define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK) 7407 /*!< STAT_RX[1:0] STATus for RX transfer */ 7408 #define USB_EP_RX_DIS ((uint16_t)0x0000U) /*!< EndPoint RX DISabled */ 7409 #define USB_EP_RX_STALL ((uint16_t)0x1000U) /*!< EndPoint RX STALLed */ 7410 #define USB_EP_RX_NAK ((uint16_t)0x2000U) /*!< EndPoint RX NAKed */ 7411 #define USB_EP_RX_VALID ((uint16_t)0x3000U) /*!< EndPoint RX VALID */ 7412 #define USB_EPRX_DTOG1 ((uint16_t)0x1000U) /*!< EndPoint RX Data TOGgle bit1 */ 7413 #define USB_EPRX_DTOG2 ((uint16_t)0x2000U) /*!< EndPoint RX Data TOGgle bit1 */ 7414 #define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK) 7415 7416 /******************************************************************************/ 7417 /* */ 7418 /* Window WATCHDOG (WWDG) */ 7419 /* */ 7420 /******************************************************************************/ 7421 7422 /******************* Bit definition for WWDG_CR register ********************/ 7423 #define WWDG_CR_T_Pos (0U) 7424 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ 7425 #define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ 7426 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */ 7427 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */ 7428 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */ 7429 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */ 7430 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */ 7431 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */ 7432 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */ 7433 7434 /* Legacy defines */ 7435 #define WWDG_CR_T0 WWDG_CR_T_0 7436 #define WWDG_CR_T1 WWDG_CR_T_1 7437 #define WWDG_CR_T2 WWDG_CR_T_2 7438 #define WWDG_CR_T3 WWDG_CR_T_3 7439 #define WWDG_CR_T4 WWDG_CR_T_4 7440 #define WWDG_CR_T5 WWDG_CR_T_5 7441 #define WWDG_CR_T6 WWDG_CR_T_6 7442 7443 #define WWDG_CR_WDGA_Pos (7U) 7444 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ 7445 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */ 7446 7447 /******************* Bit definition for WWDG_CFR register *******************/ 7448 #define WWDG_CFR_W_Pos (0U) 7449 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ 7450 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */ 7451 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */ 7452 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */ 7453 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */ 7454 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */ 7455 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */ 7456 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */ 7457 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */ 7458 7459 /* Legacy defines */ 7460 #define WWDG_CFR_W0 WWDG_CFR_W_0 7461 #define WWDG_CFR_W1 WWDG_CFR_W_1 7462 #define WWDG_CFR_W2 WWDG_CFR_W_2 7463 #define WWDG_CFR_W3 WWDG_CFR_W_3 7464 #define WWDG_CFR_W4 WWDG_CFR_W_4 7465 #define WWDG_CFR_W5 WWDG_CFR_W_5 7466 #define WWDG_CFR_W6 WWDG_CFR_W_6 7467 7468 #define WWDG_CFR_WDGTB_Pos (7U) 7469 #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ 7470 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */ 7471 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */ 7472 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */ 7473 7474 /* Legacy defines */ 7475 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 7476 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 7477 7478 #define WWDG_CFR_EWI_Pos (9U) 7479 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ 7480 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */ 7481 7482 /******************* Bit definition for WWDG_SR register ********************/ 7483 #define WWDG_SR_EWIF_Pos (0U) 7484 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ 7485 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */ 7486 7487 /** 7488 * @} 7489 */ 7490 7491 /** 7492 * @} 7493 */ 7494 7495 /** @addtogroup Exported_macros 7496 * @{ 7497 */ 7498 7499 /******************************* ADC Instances ********************************/ 7500 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) 7501 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) 7502 7503 /******************************* AES Instances ********************************/ 7504 #define IS_AES_ALL_INSTANCE(INSTANCE) ((INSTANCE) == AES) 7505 7506 /******************************* COMP Instances *******************************/ 7507 #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \ 7508 ((INSTANCE) == COMP2)) 7509 7510 #define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON) 7511 7512 /******************************* CRC Instances ********************************/ 7513 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) 7514 7515 /******************************* DAC Instances *********************************/ 7516 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC) 7517 7518 /******************************* DMA Instances *********************************/ 7519 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \ 7520 ((INSTANCE) == DMA1_Channel2) || \ 7521 ((INSTANCE) == DMA1_Channel3) || \ 7522 ((INSTANCE) == DMA1_Channel4) || \ 7523 ((INSTANCE) == DMA1_Channel5) || \ 7524 ((INSTANCE) == DMA1_Channel6) || \ 7525 ((INSTANCE) == DMA1_Channel7)) 7526 7527 /******************************* GPIO Instances *******************************/ 7528 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7529 ((INSTANCE) == GPIOB) || \ 7530 ((INSTANCE) == GPIOC) || \ 7531 ((INSTANCE) == GPIOD) || \ 7532 ((INSTANCE) == GPIOE) || \ 7533 ((INSTANCE) == GPIOH)) 7534 7535 #define IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7536 ((INSTANCE) == GPIOB) || \ 7537 ((INSTANCE) == GPIOC) || \ 7538 ((INSTANCE) == GPIOD) || \ 7539 ((INSTANCE) == GPIOE) || \ 7540 ((INSTANCE) == GPIOH)) 7541 7542 /******************************** I2C Instances *******************************/ 7543 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7544 ((INSTANCE) == I2C2) || \ 7545 ((INSTANCE) == I2C3)) 7546 7547 /****************** I2C Instances : wakeup capability from stop modes *********/ 7548 #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7549 ((INSTANCE) == I2C3)) 7550 7551 7552 /******************************** I2S Instances *******************************/ 7553 #define IS_I2S_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI2) 7554 7555 /******************************* RNG Instances ********************************/ 7556 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) 7557 7558 /****************************** RTC Instances *********************************/ 7559 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) 7560 7561 /******************************** SMBUS Instances *****************************/ 7562 #define IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7563 ((INSTANCE) == I2C3)) 7564 7565 /******************************** SPI Instances *******************************/ 7566 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ 7567 ((INSTANCE) == SPI2)) 7568 7569 /****************** LPTIM Instances : All supported instances *****************/ 7570 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7571 7572 /************* LPTIM instances supporting the encoder mode feature ************/ 7573 #define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7574 7575 /****************** TIM Instances : All supported instances *******************/ 7576 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7577 ((INSTANCE) == TIM3) || \ 7578 ((INSTANCE) == TIM6) || \ 7579 ((INSTANCE) == TIM7) || \ 7580 ((INSTANCE) == TIM21) || \ 7581 ((INSTANCE) == TIM22)) 7582 7583 /************* TIM Instances : at least 1 capture/compare channel *************/ 7584 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7585 ((INSTANCE) == TIM3) || \ 7586 ((INSTANCE) == TIM21) || \ 7587 ((INSTANCE) == TIM22)) 7588 7589 /************ TIM Instances : at least 2 capture/compare channels *************/ 7590 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7591 ((INSTANCE) == TIM3) || \ 7592 ((INSTANCE) == TIM21) || \ 7593 ((INSTANCE) == TIM22)) 7594 7595 /************ TIM Instances : at least 3 capture/compare channels *************/ 7596 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7597 ((INSTANCE) == TIM3)) 7598 7599 /************ TIM Instances : at least 4 capture/compare channels *************/ 7600 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7601 ((INSTANCE) == TIM3)) 7602 7603 /****************** TIM Instances : DMA requests generation (UDE) *************/ 7604 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7605 ((INSTANCE) == TIM3) || \ 7606 ((INSTANCE) == TIM6) || \ 7607 ((INSTANCE) == TIM7)) 7608 7609 /************ TIM Instances : DMA requests generation (CCxDE) *****************/ 7610 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7611 ((INSTANCE) == TIM3)) 7612 7613 /******************** TIM Instances : DMA burst feature ***********************/ 7614 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7615 ((INSTANCE) == TIM3)) 7616 7617 /******************* TIM Instances : output(s) available **********************/ 7618 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ 7619 (((((INSTANCE) == TIM2) || \ 7620 ((INSTANCE) == TIM3)) \ 7621 && \ 7622 (((CHANNEL) == TIM_CHANNEL_1) || \ 7623 ((CHANNEL) == TIM_CHANNEL_2) || \ 7624 ((CHANNEL) == TIM_CHANNEL_3) || \ 7625 ((CHANNEL) == TIM_CHANNEL_4))) \ 7626 || \ 7627 (((INSTANCE) == TIM21) && \ 7628 (((CHANNEL) == TIM_CHANNEL_1) || \ 7629 ((CHANNEL) == TIM_CHANNEL_2))) \ 7630 || \ 7631 (((INSTANCE) == TIM22) && \ 7632 (((CHANNEL) == TIM_CHANNEL_1) || \ 7633 ((CHANNEL) == TIM_CHANNEL_2)))) 7634 7635 /****************** TIM Instances : supporting clock division *****************/ 7636 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7637 ((INSTANCE) == TIM3) || \ 7638 ((INSTANCE) == TIM21) || \ 7639 ((INSTANCE) == TIM22)) 7640 7641 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ 7642 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7643 ((INSTANCE) == TIM3) || \ 7644 ((INSTANCE) == TIM21)) 7645 7646 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ 7647 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7648 ((INSTANCE) == TIM3) || \ 7649 ((INSTANCE) == TIM21) || \ 7650 ((INSTANCE) == TIM22)) 7651 7652 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/ 7653 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7654 ((INSTANCE) == TIM3) || \ 7655 ((INSTANCE) == TIM21)) 7656 7657 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/ 7658 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7659 ((INSTANCE) == TIM3) || \ 7660 ((INSTANCE) == TIM21) || \ 7661 ((INSTANCE) == TIM22)) 7662 7663 /****************** TIM Instances : supporting counting mode selection ********/ 7664 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7665 ((INSTANCE) == TIM3) || \ 7666 ((INSTANCE) == TIM21) || \ 7667 ((INSTANCE) == TIM22)) 7668 7669 /****************** TIM Instances : supporting encoder interface **************/ 7670 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7671 ((INSTANCE) == TIM3) || \ 7672 ((INSTANCE) == TIM21) || \ 7673 ((INSTANCE) == TIM22)) 7674 7675 /***************** TIM Instances : external trigger input available ************/ 7676 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7677 ((INSTANCE) == TIM3) || \ 7678 ((INSTANCE) == TIM21) || \ 7679 ((INSTANCE) == TIM22)) 7680 7681 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ 7682 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7683 ((INSTANCE) == TIM3) || \ 7684 ((INSTANCE) == TIM6) || \ 7685 ((INSTANCE) == TIM7) || \ 7686 ((INSTANCE) == TIM21) || \ 7687 ((INSTANCE) == TIM22)) 7688 7689 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ 7690 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7691 ((INSTANCE) == TIM3) || \ 7692 ((INSTANCE) == TIM21) || \ 7693 ((INSTANCE) == TIM22)) 7694 7695 /****************** TIM Instances : remapping capability **********************/ 7696 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7697 ((INSTANCE) == TIM3) || \ 7698 ((INSTANCE) == TIM21) || \ 7699 ((INSTANCE) == TIM22)) 7700 7701 /******************* TIM Instances : output(s) OCXEC register *****************/ 7702 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7703 ((INSTANCE) == TIM3)) 7704 7705 /******************* TIM Instances : Timer input XOR function *****************/ 7706 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7707 ((INSTANCE) == TIM3)) 7708 7709 /****************************** TSC Instances *********************************/ 7710 #define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC) 7711 7712 /******************** UART Instances : Asynchronous mode **********************/ 7713 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7714 ((INSTANCE) == USART2) || \ 7715 ((INSTANCE) == USART4) || \ 7716 ((INSTANCE) == USART5)) 7717 7718 /******************** USART Instances : Synchronous mode **********************/ 7719 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7720 ((INSTANCE) == USART2) || \ 7721 ((INSTANCE) == USART4) || \ 7722 ((INSTANCE) == USART5)) 7723 7724 /****************** USART Instances : Auto Baud Rate detection ****************/ 7725 7726 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7727 ((INSTANCE) == USART2)) 7728 7729 /****************** UART Instances : Driver Enable *****************/ 7730 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7731 ((INSTANCE) == USART2) || \ 7732 ((INSTANCE) == USART4) || \ 7733 ((INSTANCE) == USART5) || \ 7734 ((INSTANCE) == LPUART1)) 7735 7736 /******************** UART Instances : Half-Duplex mode **********************/ 7737 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7738 ((INSTANCE) == USART2) || \ 7739 ((INSTANCE) == USART4) || \ 7740 ((INSTANCE) == USART5) || \ 7741 ((INSTANCE) == LPUART1)) 7742 7743 /******************** UART Instances : LIN mode **********************/ 7744 #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7745 ((INSTANCE) == USART2)) 7746 7747 /******************** UART Instances : Wake-up from Stop mode **********************/ 7748 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7749 ((INSTANCE) == USART2) || \ 7750 ((INSTANCE) == LPUART1)) 7751 7752 /****************** UART Instances : Hardware Flow control ********************/ 7753 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7754 ((INSTANCE) == USART2) || \ 7755 ((INSTANCE) == USART4) || \ 7756 ((INSTANCE) == USART5) || \ 7757 ((INSTANCE) == LPUART1)) 7758 7759 /********************* UART Instances : Smard card mode ***********************/ 7760 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7761 ((INSTANCE) == USART2)) 7762 7763 /*********************** UART Instances : IRDA mode ***************************/ 7764 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7765 ((INSTANCE) == USART2)) 7766 7767 /******************** LPUART Instance *****************************************/ 7768 #define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) 7769 7770 /****************************** IWDG Instances ********************************/ 7771 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) 7772 7773 /******************************* USB Instances *******************************/ 7774 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB) 7775 #define IS_PCD_ALL_INSTANCE IS_USB_ALL_INSTANCE 7776 7777 /****************************** WWDG Instances ********************************/ 7778 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) 7779 7780 /** 7781 * @} 7782 */ 7783 7784 /******************************************************************************/ 7785 /* For a painless codes migration between the STM32L0xx device product */ 7786 /* lines, the aliases defined below are put in place to overcome the */ 7787 /* differences in the interrupt handlers and IRQn definitions. */ 7788 /* No need to update developed interrupt code when moving across */ 7789 /* product lines within the same STM32L0 Family */ 7790 /******************************************************************************/ 7791 7792 /* Aliases for __IRQn */ 7793 7794 #define LPUART1_IRQn AES_RNG_LPUART1_IRQn 7795 #define AES_LPUART1_IRQn AES_RNG_LPUART1_IRQn 7796 #define RNG_LPUART1_IRQn AES_RNG_LPUART1_IRQn 7797 #define TIM6_IRQn TIM6_DAC_IRQn 7798 #define RCC_IRQn RCC_CRS_IRQn 7799 #define DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn 7800 #define ADC1_IRQn ADC1_COMP_IRQn 7801 #define SVC_IRQn SVCall_IRQn 7802 7803 /* Aliases for __IRQHandler */ 7804 #define LPUART1_IRQHandler AES_RNG_LPUART1_IRQHandler 7805 #define RNG_LPUART1_IRQHandler AES_RNG_LPUART1_IRQHandler 7806 #define AES_LPUART1_IRQHandler AES_RNG_LPUART1_IRQHandler 7807 #define TIM6_IRQHandler TIM6_DAC_IRQHandler 7808 #define RCC_IRQHandler RCC_CRS_IRQHandler 7809 #define DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler 7810 #define ADC1_IRQHandler ADC1_COMP_IRQHandler 7811 7812 /** 7813 * @} 7814 */ 7815 7816 /** 7817 * @} 7818 */ 7819 7820 #ifdef __cplusplus 7821 } 7822 #endif /* __cplusplus */ 7823 7824 #endif /* __STM32L082xx_H */ 7825 7826 7827 7828
