1 /** 2 ****************************************************************************** 3 * @file stm32l010xb.h 4 * @author MCD Application Team 5 * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. 6 * This file contains all the peripheral register's definitions, bits 7 * definitions and memory mapping for stm32l010xb devices. 8 * 9 * This file contains: 10 * - Data structures and the address mapping for all peripherals 11 * - Peripheral's registers declarations and bits definition 12 * - Macros to access peripheral's registers hardware 13 * 14 ****************************************************************************** 15 * @attention 16 * 17 * Copyright (c) 2016 STMicroelectronics. 18 * All rights reserved. 19 * 20 * This software is licensed under terms that can be found in the LICENSE file 21 * in the root directory of this software component. 22 * If no LICENSE file comes with this software, it is provided AS-IS. 23 * 24 ****************************************************************************** 25 */ 26 27 /** @addtogroup CMSIS 28 * @{ 29 */ 30 31 /** @addtogroup stm32l010xb 32 * @{ 33 */ 34 35 #ifndef __STM32L010xB_H 36 #define __STM32L010xB_H 37 38 #ifdef __cplusplus 39 extern "C" { 40 #endif 41 42 43 /** @addtogroup Configuration_section_for_CMSIS 44 * @{ 45 */ 46 /** 47 * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals 48 */ 49 #define __CM0PLUS_REV 0U /*!< Core Revision r0p0 */ 50 #define __MPU_PRESENT 0U /*!< STM32L0xx provides no MPU */ 51 #define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ 52 #define __NVIC_PRIO_BITS 2U /*!< STM32L0xx uses 2 Bits for the Priority Levels */ 53 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ 54 55 /** 56 * @} 57 */ 58 59 /** @addtogroup Peripheral_interrupt_number_definition 60 * @{ 61 */ 62 63 /** 64 * @brief stm32l010xb Interrupt Number Definition, according to the selected device 65 * in @ref Library_configuration_section 66 */ 67 68 /*!< Interrupt Number Definition */ 69 typedef enum 70 { 71 /****** Cortex-M0 Processor Exceptions Numbers ******************************************************/ 72 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ 73 HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */ 74 SVCall_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */ 75 PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */ 76 SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */ 77 78 /****** STM32L-0 specific Interrupt Numbers *********************************************************/ 79 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ 80 RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ 81 FLASH_IRQn = 3, /*!< FLASH Interrupt */ 82 RCC_IRQn = 4, /*!< RCC Interrupt */ 83 EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ 84 EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ 85 EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ 86 DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ 87 DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ 88 DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */ 89 ADC1_IRQn = 12, /*!< ADC1 Interrupt */ 90 LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */ 91 TIM2_IRQn = 15, /*!< TIM2 Interrupt */ 92 TIM21_IRQn = 20, /*!< TIM21 Interrupt */ 93 TIM22_IRQn = 22, /*!< TIM22 Interrupt */ 94 I2C1_IRQn = 23, /*!< I2C1 Interrupt */ 95 SPI1_IRQn = 25, /*!< SPI1 Interrupt */ 96 USART2_IRQn = 28, /*!< USART2 Interrupt */ 97 LPUART1_IRQn = 29, /*!< LPUART1 Interrupt */ 98 } IRQn_Type; 99 100 /** 101 * @} 102 */ 103 104 #include "core_cm0plus.h" 105 #include "system_stm32l0xx.h" 106 #include <stdint.h> 107 108 /** @addtogroup Peripheral_registers_structures 109 * @{ 110 */ 111 112 /** 113 * @brief Analog to Digital Converter 114 */ 115 116 typedef struct 117 { 118 __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */ 119 __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */ 120 __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */ 121 __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */ 122 __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */ 123 __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */ 124 uint32_t RESERVED1; /*!< Reserved, 0x18 */ 125 uint32_t RESERVED2; /*!< Reserved, 0x1C */ 126 __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */ 127 uint32_t RESERVED3; /*!< Reserved, 0x24 */ 128 __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */ 129 uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ 130 __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */ 131 uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */ 132 __IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */ 133 } ADC_TypeDef; 134 135 typedef struct 136 { 137 __IO uint32_t CCR; 138 } ADC_Common_TypeDef; 139 140 141 142 /** 143 * @brief CRC calculation unit 144 */ 145 146 typedef struct 147 { 148 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ 149 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ 150 uint8_t RESERVED0; /*!< Reserved, 0x05 */ 151 uint16_t RESERVED1; /*!< Reserved, 0x06 */ 152 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ 153 uint32_t RESERVED2; /*!< Reserved, 0x0C */ 154 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ 155 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ 156 } CRC_TypeDef; 157 158 /** 159 * @brief Debug MCU 160 */ 161 162 typedef struct 163 { 164 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ 165 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ 166 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ 167 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ 168 }DBGMCU_TypeDef; 169 170 /** 171 * @brief DMA Controller 172 */ 173 174 typedef struct 175 { 176 __IO uint32_t CCR; /*!< DMA channel x configuration register */ 177 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ 178 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ 179 __IO uint32_t CMAR; /*!< DMA channel x memory address register */ 180 } DMA_Channel_TypeDef; 181 182 typedef struct 183 { 184 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ 185 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ 186 } DMA_TypeDef; 187 188 typedef struct 189 { 190 __IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */ 191 } DMA_Request_TypeDef; 192 193 /** 194 * @brief External Interrupt/Event Controller 195 */ 196 197 typedef struct 198 { 199 __IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */ 200 __IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */ 201 __IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */ 202 __IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */ 203 __IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */ 204 __IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */ 205 }EXTI_TypeDef; 206 207 /** 208 * @brief FLASH Registers 209 */ 210 typedef struct 211 { 212 __IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */ 213 __IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */ 214 __IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */ 215 __IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */ 216 __IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */ 217 __IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */ 218 __IO uint32_t SR; /*!< Status register, Address offset: 0x18 */ 219 __IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */ 220 __IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */ 221 } FLASH_TypeDef; 222 223 224 /** 225 * @brief Option Bytes Registers 226 */ 227 typedef struct 228 { 229 __IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */ 230 __IO uint32_t USER; /*!< user register, Address offset: 0x04 */ 231 __IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */ 232 } OB_TypeDef; 233 234 235 /** 236 * @brief General Purpose IO 237 */ 238 239 typedef struct 240 { 241 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ 242 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ 243 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ 244 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ 245 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ 246 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ 247 __IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */ 248 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ 249 __IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */ 250 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */ 251 }GPIO_TypeDef; 252 253 /** 254 * @brief LPTIMIMER 255 */ 256 typedef struct 257 { 258 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ 259 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ 260 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ 261 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ 262 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ 263 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ 264 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ 265 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ 266 } LPTIM_TypeDef; 267 268 /** 269 * @brief SysTem Configuration 270 */ 271 272 typedef struct 273 { 274 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ 275 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */ 276 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */ 277 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ 278 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */ 279 } SYSCFG_TypeDef; 280 281 282 283 /** 284 * @brief Inter-integrated Circuit Interface 285 */ 286 287 typedef struct 288 { 289 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ 290 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ 291 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ 292 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ 293 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ 294 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ 295 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ 296 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ 297 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ 298 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ 299 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ 300 }I2C_TypeDef; 301 302 303 /** 304 * @brief Independent WATCHDOG 305 */ 306 typedef struct 307 { 308 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ 309 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ 310 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ 311 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ 312 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ 313 } IWDG_TypeDef; 314 315 /** 316 * @brief Power Control 317 */ 318 typedef struct 319 { 320 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ 321 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ 322 } PWR_TypeDef; 323 324 /** 325 * @brief Reset and Clock Control 326 */ 327 typedef struct 328 { 329 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ 330 __IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */ 331 __IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */ 332 __IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */ 333 __IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */ 334 __IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */ 335 __IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */ 336 __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */ 337 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */ 338 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ 339 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */ 340 __IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */ 341 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */ 342 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */ 343 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */ 344 __IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */ 345 __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */ 346 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */ 347 __IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */ 348 __IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */ 349 __IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */ 350 } RCC_TypeDef; 351 352 /** 353 * @brief Real-Time Clock 354 */ 355 typedef struct 356 { 357 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ 358 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ 359 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ 360 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ 361 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ 362 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ 363 uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ 364 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ 365 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ 366 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ 367 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ 368 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ 369 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ 370 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ 371 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ 372 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ 373 __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ 374 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ 375 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ 376 __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ 377 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ 378 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ 379 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ 380 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ 381 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ 382 } RTC_TypeDef; 383 384 385 /** 386 * @brief Serial Peripheral Interface 387 */ 388 typedef struct 389 { 390 __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ 391 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ 392 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ 393 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ 394 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ 395 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ 396 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ 397 } SPI_TypeDef; 398 399 /** 400 * @brief TIM 401 */ 402 typedef struct 403 { 404 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ 405 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ 406 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */ 407 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ 408 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ 409 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ 410 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ 411 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ 412 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ 413 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ 414 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ 415 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ 416 uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */ 417 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ 418 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ 419 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ 420 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ 421 uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */ 422 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ 423 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */ 424 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ 425 } TIM_TypeDef; 426 427 /** 428 * @brief Universal Synchronous Asynchronous Receiver Transmitter 429 */ 430 typedef struct 431 { 432 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ 433 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ 434 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ 435 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ 436 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ 437 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ 438 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ 439 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ 440 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ 441 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ 442 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ 443 } USART_TypeDef; 444 445 /** 446 * @brief Window WATCHDOG 447 */ 448 typedef struct 449 { 450 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ 451 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ 452 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ 453 } WWDG_TypeDef; 454 455 456 /** 457 * @} 458 */ 459 460 /** @addtogroup Peripheral_memory_map 461 * @{ 462 */ 463 #define FLASH_BASE (0x08000000UL) /*!< FLASH base address in the alias region */ 464 465 #define DATA_EEPROM_BASE (0x08080000UL) /*!< DATA_EEPROM base address in the alias region */ 466 #define DATA_EEPROM_END (0x080801FFUL) /*!< DATA EEPROM end address in the alias region */ 467 #define SRAM_BASE (0x20000000UL) /*!< SRAM base address in the alias region */ 468 #define SRAM_SIZE_MAX (0x00005000UL) /*!< maximum SRAM size (up to 20KBytes) */ 469 470 #define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address in the alias region */ 471 472 /*!< Peripheral memory map */ 473 #define APBPERIPH_BASE PERIPH_BASE 474 #define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) 475 #define IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL) 476 477 #define TIM2_BASE (APBPERIPH_BASE + 0x00000000UL) 478 #define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) 479 #define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) 480 #define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) 481 #define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) 482 #define LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL) 483 #define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) 484 #define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) 485 #define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) 486 487 #define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) 488 #define EXTI_BASE (APBPERIPH_BASE + 0x00010400UL) 489 #define TIM21_BASE (APBPERIPH_BASE + 0x00010800UL) 490 #define TIM22_BASE (APBPERIPH_BASE + 0x00011400UL) 491 #define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) 492 #define ADC_BASE (APBPERIPH_BASE + 0x00012708UL) 493 #define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) 494 #define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL) 495 496 #define DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL) 497 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) 498 #define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) 499 #define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) 500 #define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) 501 #define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) 502 #define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) 503 #define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) 504 #define DMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL) 505 506 507 #define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) 508 #define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) /*!< FLASH registers base address */ 509 #define OB_BASE (0x1FF80000UL) /*!< FLASH Option Bytes base address */ 510 #define FLASHSIZE_BASE (0x1FF8007CUL) /*!< FLASH Size register base address */ 511 #define UID_BASE (0x1FF80050UL) /*!< Unique device ID register base address */ 512 #define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) 513 514 #define GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL) 515 #define GPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL) 516 #define GPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL) 517 #define GPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL) 518 #define GPIOE_BASE (IOPPERIPH_BASE + 0x00001000UL) 519 #define GPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL) 520 521 /** 522 * @} 523 */ 524 525 /** @addtogroup Peripheral_declaration 526 * @{ 527 */ 528 529 #define TIM2 ((TIM_TypeDef *) TIM2_BASE) 530 #define RTC ((RTC_TypeDef *) RTC_BASE) 531 #define WWDG ((WWDG_TypeDef *) WWDG_BASE) 532 #define IWDG ((IWDG_TypeDef *) IWDG_BASE) 533 #define USART2 ((USART_TypeDef *) USART2_BASE) 534 #define LPUART1 ((USART_TypeDef *) LPUART1_BASE) 535 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) 536 #define PWR ((PWR_TypeDef *) PWR_BASE) 537 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) 538 539 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) 540 #define EXTI ((EXTI_TypeDef *) EXTI_BASE) 541 #define TIM21 ((TIM_TypeDef *) TIM21_BASE) 542 #define TIM22 ((TIM_TypeDef *) TIM22_BASE) 543 #define ADC1 ((ADC_TypeDef *) ADC1_BASE) 544 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE) 545 /* Legacy defines */ 546 #define ADC ADC1_COMMON 547 #define SPI1 ((SPI_TypeDef *) SPI1_BASE) 548 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) 549 550 #define DMA1 ((DMA_TypeDef *) DMA1_BASE) 551 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) 552 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) 553 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) 554 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) 555 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) 556 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) 557 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) 558 #define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) 559 560 561 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) 562 #define OB ((OB_TypeDef *) OB_BASE) 563 #define RCC ((RCC_TypeDef *) RCC_BASE) 564 #define CRC ((CRC_TypeDef *) CRC_BASE) 565 566 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) 567 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) 568 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) 569 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) 570 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) 571 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) 572 573 /** 574 * @} 575 */ 576 577 /** @addtogroup Exported_constants 578 * @{ 579 */ 580 581 /** @addtogroup Hardware_Constant_Definition 582 * @{ 583 */ 584 #define LSI_STARTUP_TIME 200U /*!< LSI Maximum startup time in us */ 585 586 /** 587 * @} 588 */ 589 590 /** @addtogroup Peripheral_Registers_Bits_Definition 591 * @{ 592 */ 593 594 /******************************************************************************/ 595 /* Peripheral Registers Bits Definition */ 596 /******************************************************************************/ 597 /******************************************************************************/ 598 /* */ 599 /* Analog to Digital Converter (ADC) */ 600 /* */ 601 /******************************************************************************/ 602 /******************** Bits definition for ADC_ISR register ******************/ 603 #define ADC_ISR_EOCAL_Pos (11U) 604 #define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ 605 #define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< End of calibration flag */ 606 #define ADC_ISR_AWD_Pos (7U) 607 #define ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos) /*!< 0x00000080 */ 608 #define ADC_ISR_AWD ADC_ISR_AWD_Msk /*!< Analog watchdog flag */ 609 #define ADC_ISR_OVR_Pos (4U) 610 #define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ 611 #define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< Overrun flag */ 612 #define ADC_ISR_EOSEQ_Pos (3U) 613 #define ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos) /*!< 0x00000008 */ 614 #define ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk /*!< End of Sequence flag */ 615 #define ADC_ISR_EOC_Pos (2U) 616 #define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ 617 #define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< End of Conversion */ 618 #define ADC_ISR_EOSMP_Pos (1U) 619 #define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ 620 #define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< End of sampling flag */ 621 #define ADC_ISR_ADRDY_Pos (0U) 622 #define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ 623 #define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready */ 624 625 /* Old EOSEQ bit definition, maintained for legacy purpose */ 626 #define ADC_ISR_EOS ADC_ISR_EOSEQ 627 628 /******************** Bits definition for ADC_IER register ******************/ 629 #define ADC_IER_EOCALIE_Pos (11U) 630 #define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ 631 #define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< Enf Of Calibration interrupt enable */ 632 #define ADC_IER_AWDIE_Pos (7U) 633 #define ADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos) /*!< 0x00000080 */ 634 #define ADC_IER_AWDIE ADC_IER_AWDIE_Msk /*!< Analog Watchdog interrupt enable */ 635 #define ADC_IER_OVRIE_Pos (4U) 636 #define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ 637 #define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< Overrun interrupt enable */ 638 #define ADC_IER_EOSEQIE_Pos (3U) 639 #define ADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos) /*!< 0x00000008 */ 640 #define ADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk /*!< End of Sequence of conversion interrupt enable */ 641 #define ADC_IER_EOCIE_Pos (2U) 642 #define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ 643 #define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< End of Conversion interrupt enable */ 644 #define ADC_IER_EOSMPIE_Pos (1U) 645 #define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ 646 #define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< End of sampling interrupt enable */ 647 #define ADC_IER_ADRDYIE_Pos (0U) 648 #define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ 649 #define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready interrupt enable */ 650 651 /* Old EOSEQIE bit definition, maintained for legacy purpose */ 652 #define ADC_IER_EOSIE ADC_IER_EOSEQIE 653 654 /******************** Bits definition for ADC_CR register *******************/ 655 #define ADC_CR_ADCAL_Pos (31U) 656 #define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ 657 #define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ 658 #define ADC_CR_ADVREGEN_Pos (28U) 659 #define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ 660 #define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage Regulator Enable */ 661 #define ADC_CR_ADSTP_Pos (4U) 662 #define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ 663 #define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC stop of conversion command */ 664 #define ADC_CR_ADSTART_Pos (2U) 665 #define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ 666 #define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC start of conversion */ 667 #define ADC_CR_ADDIS_Pos (1U) 668 #define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ 669 #define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable command */ 670 #define ADC_CR_ADEN_Pos (0U) 671 #define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ 672 #define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable control */ /*#### TBV */ 673 674 /******************* Bits definition for ADC_CFGR1 register *****************/ 675 #define ADC_CFGR1_AWDCH_Pos (26U) 676 #define ADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos) /*!< 0x7C000000 */ 677 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ 678 #define ADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x04000000 */ 679 #define ADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x08000000 */ 680 #define ADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x10000000 */ 681 #define ADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x20000000 */ 682 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ 683 #define ADC_CFGR1_AWDEN_Pos (23U) 684 #define ADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos) /*!< 0x00800000 */ 685 #define ADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk /*!< Analog watchdog enable on regular channels */ 686 #define ADC_CFGR1_AWDSGL_Pos (22U) 687 #define ADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos) /*!< 0x00400000 */ 688 #define ADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk /*!< Enable the watchdog on a single channel or on all channels */ 689 #define ADC_CFGR1_DISCEN_Pos (16U) 690 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ 691 #define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< Discontinuous mode on regular channels */ 692 #define ADC_CFGR1_AUTOFF_Pos (15U) 693 #define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ 694 #define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC auto power off */ 695 #define ADC_CFGR1_WAIT_Pos (14U) 696 #define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ 697 #define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC wait conversion mode */ 698 #define ADC_CFGR1_CONT_Pos (13U) 699 #define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ 700 #define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< Continuous Conversion */ 701 #define ADC_CFGR1_OVRMOD_Pos (12U) 702 #define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ 703 #define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< Overrun mode */ 704 #define ADC_CFGR1_EXTEN_Pos (10U) 705 #define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ 706 #define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) */ 707 #define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ 708 #define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ 709 #define ADC_CFGR1_EXTSEL_Pos (6U) 710 #define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ 711 #define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ 712 #define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ 713 #define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ 714 #define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ 715 #define ADC_CFGR1_ALIGN_Pos (5U) 716 #define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ 717 #define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< Data Alignment */ 718 #define ADC_CFGR1_RES_Pos (3U) 719 #define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ 720 #define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< RES[1:0] bits (Resolution) */ 721 #define ADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ 722 #define ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ 723 #define ADC_CFGR1_SCANDIR_Pos (2U) 724 #define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ 725 #define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< Sequence scan direction */ 726 #define ADC_CFGR1_DMACFG_Pos (1U) 727 #define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ 728 #define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< Direct memory access configuration */ 729 #define ADC_CFGR1_DMAEN_Pos (0U) 730 #define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ 731 #define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< Direct memory access enable */ 732 733 /* Old WAIT bit definition, maintained for legacy purpose */ 734 #define ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT 735 736 /******************* Bits definition for ADC_CFGR2 register *****************/ 737 #define ADC_CFGR2_TOVS_Pos (9U) 738 #define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x80000200 */ 739 #define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< Triggered Oversampling */ 740 #define ADC_CFGR2_OVSS_Pos (5U) 741 #define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ 742 #define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< OVSS [3:0] bits (Oversampling shift) */ 743 #define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ 744 #define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ 745 #define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ 746 #define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ 747 #define ADC_CFGR2_OVSR_Pos (2U) 748 #define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ 749 #define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< OVSR [2:0] bits (Oversampling ratio) */ 750 #define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ 751 #define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ 752 #define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ 753 #define ADC_CFGR2_OVSE_Pos (0U) 754 #define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ 755 #define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< Oversampler Enable */ 756 #define ADC_CFGR2_CKMODE_Pos (30U) 757 #define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ 758 #define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< CKMODE [1:0] bits (ADC clock mode) */ 759 #define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ 760 #define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ 761 762 763 /****************** Bit definition for ADC_SMPR register ********************/ 764 #define ADC_SMPR_SMP_Pos (0U) 765 #define ADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos) /*!< 0x00000007 */ 766 #define ADC_SMPR_SMP ADC_SMPR_SMP_Msk /*!< SMPR[2:0] bits (Sampling time selection) */ 767 #define ADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos) /*!< 0x00000001 */ 768 #define ADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos) /*!< 0x00000002 */ 769 #define ADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos) /*!< 0x00000004 */ 770 771 /* Legacy defines */ 772 #define ADC_SMPR_SMPR ADC_SMPR_SMP 773 #define ADC_SMPR_SMPR_0 ADC_SMPR_SMP_0 774 #define ADC_SMPR_SMPR_1 ADC_SMPR_SMP_1 775 #define ADC_SMPR_SMPR_2 ADC_SMPR_SMP_2 776 777 /******************* Bit definition for ADC_TR register ********************/ 778 #define ADC_TR_HT_Pos (16U) 779 #define ADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos) /*!< 0x0FFF0000 */ 780 #define ADC_TR_HT ADC_TR_HT_Msk /*!< Analog watchdog high threshold */ 781 #define ADC_TR_LT_Pos (0U) 782 #define ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos) /*!< 0x00000FFF */ 783 #define ADC_TR_LT ADC_TR_LT_Msk /*!< Analog watchdog low threshold */ 784 785 /****************** Bit definition for ADC_CHSELR register ******************/ 786 #define ADC_CHSELR_CHSEL_Pos (0U) 787 #define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ 788 #define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels */ 789 #define ADC_CHSELR_CHSEL18_Pos (18U) 790 #define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ 791 #define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< Channel 18 selection */ 792 #define ADC_CHSELR_CHSEL17_Pos (17U) 793 #define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ 794 #define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< Channel 17 selection */ 795 #define ADC_CHSELR_CHSEL15_Pos (15U) 796 #define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ 797 #define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< Channel 15 selection */ 798 #define ADC_CHSELR_CHSEL14_Pos (14U) 799 #define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ 800 #define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< Channel 14 selection */ 801 #define ADC_CHSELR_CHSEL13_Pos (13U) 802 #define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ 803 #define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< Channel 13 selection */ 804 #define ADC_CHSELR_CHSEL12_Pos (12U) 805 #define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ 806 #define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< Channel 12 selection */ 807 #define ADC_CHSELR_CHSEL11_Pos (11U) 808 #define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ 809 #define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< Channel 11 selection */ 810 #define ADC_CHSELR_CHSEL10_Pos (10U) 811 #define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ 812 #define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< Channel 10 selection */ 813 #define ADC_CHSELR_CHSEL9_Pos (9U) 814 #define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ 815 #define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< Channel 9 selection */ 816 #define ADC_CHSELR_CHSEL8_Pos (8U) 817 #define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ 818 #define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< Channel 8 selection */ 819 #define ADC_CHSELR_CHSEL7_Pos (7U) 820 #define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ 821 #define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< Channel 7 selection */ 822 #define ADC_CHSELR_CHSEL6_Pos (6U) 823 #define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ 824 #define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< Channel 6 selection */ 825 #define ADC_CHSELR_CHSEL5_Pos (5U) 826 #define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ 827 #define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< Channel 5 selection */ 828 #define ADC_CHSELR_CHSEL4_Pos (4U) 829 #define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ 830 #define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< Channel 4 selection */ 831 #define ADC_CHSELR_CHSEL3_Pos (3U) 832 #define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ 833 #define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< Channel 3 selection */ 834 #define ADC_CHSELR_CHSEL2_Pos (2U) 835 #define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ 836 #define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< Channel 2 selection */ 837 #define ADC_CHSELR_CHSEL1_Pos (1U) 838 #define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ 839 #define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< Channel 1 selection */ 840 #define ADC_CHSELR_CHSEL0_Pos (0U) 841 #define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ 842 #define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< Channel 0 selection */ 843 844 /******************** Bit definition for ADC_DR register ********************/ 845 #define ADC_DR_DATA_Pos (0U) 846 #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ 847 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!< Regular data */ 848 849 /******************** Bit definition for ADC_CALFACT register ********************/ 850 #define ADC_CALFACT_CALFACT_Pos (0U) 851 #define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ 852 #define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< Calibration factor */ 853 854 /******************* Bit definition for ADC_CCR register ********************/ 855 #define ADC_CCR_LFMEN_Pos (25U) 856 #define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ 857 #define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Low Frequency Mode enable */ 858 #define ADC_CCR_VREFEN_Pos (22U) 859 #define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ 860 #define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< Vrefint enable */ 861 #define ADC_CCR_PRESC_Pos (18U) 862 #define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ 863 #define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< PRESC [3:0] bits (ADC prescaler) */ 864 #define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ 865 #define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ 866 #define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ 867 #define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ 868 869 /******************************************************************************/ 870 /* */ 871 /* CRC calculation unit (CRC) */ 872 /* */ 873 /******************************************************************************/ 874 /******************* Bit definition for CRC_DR register *********************/ 875 #define CRC_DR_DR_Pos (0U) 876 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ 877 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ 878 879 /******************* Bit definition for CRC_IDR register ********************/ 880 #define CRC_IDR_IDR (0xFFU) /*!< General-purpose 8-bit data register bits */ 881 882 /******************** Bit definition for CRC_CR register ********************/ 883 #define CRC_CR_RESET_Pos (0U) 884 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ 885 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ 886 #define CRC_CR_POLYSIZE_Pos (3U) 887 #define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ 888 #define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ 889 #define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ 890 #define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ 891 #define CRC_CR_REV_IN_Pos (5U) 892 #define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ 893 #define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ 894 #define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ 895 #define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ 896 #define CRC_CR_REV_OUT_Pos (7U) 897 #define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ 898 #define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ 899 900 /******************* Bit definition for CRC_INIT register *******************/ 901 #define CRC_INIT_INIT_Pos (0U) 902 #define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ 903 #define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ 904 905 /******************* Bit definition for CRC_POL register ********************/ 906 #define CRC_POL_POL_Pos (0U) 907 #define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ 908 #define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ 909 910 /******************************************************************************/ 911 /* */ 912 /* Debug MCU (DBGMCU) */ 913 /* */ 914 /******************************************************************************/ 915 916 /**************** Bit definition for DBGMCU_IDCODE register *****************/ 917 #define DBGMCU_IDCODE_DEV_ID_Pos (0U) 918 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ 919 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */ 920 921 #define DBGMCU_IDCODE_REV_ID_Pos (16U) 922 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ 923 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */ 924 #define DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */ 925 #define DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */ 926 #define DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */ 927 #define DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */ 928 #define DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */ 929 #define DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */ 930 #define DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */ 931 #define DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */ 932 #define DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */ 933 #define DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */ 934 #define DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */ 935 #define DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */ 936 #define DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */ 937 #define DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */ 938 #define DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */ 939 #define DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */ 940 941 /****************** Bit definition for DBGMCU_CR register *******************/ 942 #define DBGMCU_CR_DBG_Pos (0U) 943 #define DBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos) /*!< 0x00000007 */ 944 #define DBGMCU_CR_DBG DBGMCU_CR_DBG_Msk /*!< Debug mode mask */ 945 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) 946 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ 947 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */ 948 #define DBGMCU_CR_DBG_STOP_Pos (1U) 949 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ 950 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */ 951 #define DBGMCU_CR_DBG_STANDBY_Pos (2U) 952 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ 953 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */ 954 955 /****************** Bit definition for DBGMCU_APB1_FZ register **************/ 956 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) 957 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ 958 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */ 959 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) 960 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ 961 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /*!< RTC Calendar frozen when core is halted */ 962 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) 963 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ 964 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */ 965 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) 966 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ 967 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */ 968 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U) 969 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) /*!< 0x00200000 */ 970 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ 971 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U) 972 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) /*!< 0x80000000 */ 973 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk /*!< LPTIM1 counter stopped when core is halted */ 974 /****************** Bit definition for DBGMCU_APB2_FZ register **************/ 975 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U) 976 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) /*!< 0x00000020 */ 977 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk /*!< TIM22 counter stopped when core is halted */ 978 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U) 979 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) /*!< 0x00000004 */ 980 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk /*!< TIM21 counter stopped when core is halted */ 981 982 /******************************************************************************/ 983 /* */ 984 /* DMA Controller (DMA) */ 985 /* */ 986 /******************************************************************************/ 987 988 /******************* Bit definition for DMA_ISR register ********************/ 989 #define DMA_ISR_GIF1_Pos (0U) 990 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ 991 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ 992 #define DMA_ISR_TCIF1_Pos (1U) 993 #define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ 994 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ 995 #define DMA_ISR_HTIF1_Pos (2U) 996 #define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ 997 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ 998 #define DMA_ISR_TEIF1_Pos (3U) 999 #define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ 1000 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ 1001 #define DMA_ISR_GIF2_Pos (4U) 1002 #define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ 1003 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ 1004 #define DMA_ISR_TCIF2_Pos (5U) 1005 #define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ 1006 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ 1007 #define DMA_ISR_HTIF2_Pos (6U) 1008 #define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ 1009 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ 1010 #define DMA_ISR_TEIF2_Pos (7U) 1011 #define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ 1012 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ 1013 #define DMA_ISR_GIF3_Pos (8U) 1014 #define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ 1015 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ 1016 #define DMA_ISR_TCIF3_Pos (9U) 1017 #define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ 1018 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ 1019 #define DMA_ISR_HTIF3_Pos (10U) 1020 #define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ 1021 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ 1022 #define DMA_ISR_TEIF3_Pos (11U) 1023 #define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ 1024 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ 1025 #define DMA_ISR_GIF4_Pos (12U) 1026 #define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ 1027 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ 1028 #define DMA_ISR_TCIF4_Pos (13U) 1029 #define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ 1030 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ 1031 #define DMA_ISR_HTIF4_Pos (14U) 1032 #define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ 1033 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ 1034 #define DMA_ISR_TEIF4_Pos (15U) 1035 #define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ 1036 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ 1037 #define DMA_ISR_GIF5_Pos (16U) 1038 #define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ 1039 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ 1040 #define DMA_ISR_TCIF5_Pos (17U) 1041 #define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ 1042 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ 1043 #define DMA_ISR_HTIF5_Pos (18U) 1044 #define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ 1045 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ 1046 #define DMA_ISR_TEIF5_Pos (19U) 1047 #define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ 1048 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ 1049 #define DMA_ISR_GIF6_Pos (20U) 1050 #define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ 1051 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ 1052 #define DMA_ISR_TCIF6_Pos (21U) 1053 #define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ 1054 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ 1055 #define DMA_ISR_HTIF6_Pos (22U) 1056 #define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ 1057 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ 1058 #define DMA_ISR_TEIF6_Pos (23U) 1059 #define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ 1060 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ 1061 #define DMA_ISR_GIF7_Pos (24U) 1062 #define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ 1063 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ 1064 #define DMA_ISR_TCIF7_Pos (25U) 1065 #define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ 1066 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ 1067 #define DMA_ISR_HTIF7_Pos (26U) 1068 #define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ 1069 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ 1070 #define DMA_ISR_TEIF7_Pos (27U) 1071 #define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ 1072 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ 1073 1074 /******************* Bit definition for DMA_IFCR register *******************/ 1075 #define DMA_IFCR_CGIF1_Pos (0U) 1076 #define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ 1077 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ 1078 #define DMA_IFCR_CTCIF1_Pos (1U) 1079 #define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ 1080 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ 1081 #define DMA_IFCR_CHTIF1_Pos (2U) 1082 #define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ 1083 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ 1084 #define DMA_IFCR_CTEIF1_Pos (3U) 1085 #define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ 1086 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ 1087 #define DMA_IFCR_CGIF2_Pos (4U) 1088 #define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ 1089 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ 1090 #define DMA_IFCR_CTCIF2_Pos (5U) 1091 #define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ 1092 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ 1093 #define DMA_IFCR_CHTIF2_Pos (6U) 1094 #define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ 1095 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ 1096 #define DMA_IFCR_CTEIF2_Pos (7U) 1097 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ 1098 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ 1099 #define DMA_IFCR_CGIF3_Pos (8U) 1100 #define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ 1101 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ 1102 #define DMA_IFCR_CTCIF3_Pos (9U) 1103 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ 1104 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ 1105 #define DMA_IFCR_CHTIF3_Pos (10U) 1106 #define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ 1107 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ 1108 #define DMA_IFCR_CTEIF3_Pos (11U) 1109 #define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ 1110 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ 1111 #define DMA_IFCR_CGIF4_Pos (12U) 1112 #define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ 1113 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ 1114 #define DMA_IFCR_CTCIF4_Pos (13U) 1115 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ 1116 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ 1117 #define DMA_IFCR_CHTIF4_Pos (14U) 1118 #define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ 1119 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ 1120 #define DMA_IFCR_CTEIF4_Pos (15U) 1121 #define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ 1122 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ 1123 #define DMA_IFCR_CGIF5_Pos (16U) 1124 #define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ 1125 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ 1126 #define DMA_IFCR_CTCIF5_Pos (17U) 1127 #define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ 1128 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ 1129 #define DMA_IFCR_CHTIF5_Pos (18U) 1130 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ 1131 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ 1132 #define DMA_IFCR_CTEIF5_Pos (19U) 1133 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ 1134 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ 1135 #define DMA_IFCR_CGIF6_Pos (20U) 1136 #define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ 1137 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ 1138 #define DMA_IFCR_CTCIF6_Pos (21U) 1139 #define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ 1140 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ 1141 #define DMA_IFCR_CHTIF6_Pos (22U) 1142 #define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ 1143 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ 1144 #define DMA_IFCR_CTEIF6_Pos (23U) 1145 #define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ 1146 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ 1147 #define DMA_IFCR_CGIF7_Pos (24U) 1148 #define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ 1149 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ 1150 #define DMA_IFCR_CTCIF7_Pos (25U) 1151 #define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ 1152 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ 1153 #define DMA_IFCR_CHTIF7_Pos (26U) 1154 #define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ 1155 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ 1156 #define DMA_IFCR_CTEIF7_Pos (27U) 1157 #define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ 1158 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ 1159 1160 /******************* Bit definition for DMA_CCR register ********************/ 1161 #define DMA_CCR_EN_Pos (0U) 1162 #define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ 1163 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ 1164 #define DMA_CCR_TCIE_Pos (1U) 1165 #define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ 1166 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ 1167 #define DMA_CCR_HTIE_Pos (2U) 1168 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ 1169 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ 1170 #define DMA_CCR_TEIE_Pos (3U) 1171 #define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ 1172 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ 1173 #define DMA_CCR_DIR_Pos (4U) 1174 #define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ 1175 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ 1176 #define DMA_CCR_CIRC_Pos (5U) 1177 #define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ 1178 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ 1179 #define DMA_CCR_PINC_Pos (6U) 1180 #define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ 1181 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ 1182 #define DMA_CCR_MINC_Pos (7U) 1183 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ 1184 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ 1185 1186 #define DMA_CCR_PSIZE_Pos (8U) 1187 #define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ 1188 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ 1189 #define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ 1190 #define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ 1191 1192 #define DMA_CCR_MSIZE_Pos (10U) 1193 #define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ 1194 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ 1195 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ 1196 #define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ 1197 1198 #define DMA_CCR_PL_Pos (12U) 1199 #define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ 1200 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ 1201 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ 1202 #define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ 1203 1204 #define DMA_CCR_MEM2MEM_Pos (14U) 1205 #define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ 1206 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ 1207 1208 /****************** Bit definition for DMA_CNDTR register *******************/ 1209 #define DMA_CNDTR_NDT_Pos (0U) 1210 #define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ 1211 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ 1212 1213 /****************** Bit definition for DMA_CPAR register ********************/ 1214 #define DMA_CPAR_PA_Pos (0U) 1215 #define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ 1216 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ 1217 1218 /****************** Bit definition for DMA_CMAR register ********************/ 1219 #define DMA_CMAR_MA_Pos (0U) 1220 #define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ 1221 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ 1222 1223 1224 /******************* Bit definition for DMA_CSELR register *******************/ 1225 #define DMA_CSELR_C1S_Pos (0U) 1226 #define DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos) /*!< 0x0000000F */ 1227 #define DMA_CSELR_C1S DMA_CSELR_C1S_Msk /*!< Channel 1 Selection */ 1228 #define DMA_CSELR_C2S_Pos (4U) 1229 #define DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos) /*!< 0x000000F0 */ 1230 #define DMA_CSELR_C2S DMA_CSELR_C2S_Msk /*!< Channel 2 Selection */ 1231 #define DMA_CSELR_C3S_Pos (8U) 1232 #define DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos) /*!< 0x00000F00 */ 1233 #define DMA_CSELR_C3S DMA_CSELR_C3S_Msk /*!< Channel 3 Selection */ 1234 #define DMA_CSELR_C4S_Pos (12U) 1235 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */ 1236 #define DMA_CSELR_C4S DMA_CSELR_C4S_Msk /*!< Channel 4 Selection */ 1237 #define DMA_CSELR_C5S_Pos (16U) 1238 #define DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos) /*!< 0x000F0000 */ 1239 #define DMA_CSELR_C5S DMA_CSELR_C5S_Msk /*!< Channel 5 Selection */ 1240 #define DMA_CSELR_C6S_Pos (20U) 1241 #define DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos) /*!< 0x00F00000 */ 1242 #define DMA_CSELR_C6S DMA_CSELR_C6S_Msk /*!< Channel 6 Selection */ 1243 #define DMA_CSELR_C7S_Pos (24U) 1244 #define DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos) /*!< 0x0F000000 */ 1245 #define DMA_CSELR_C7S DMA_CSELR_C7S_Msk /*!< Channel 7 Selection */ 1246 1247 /******************************************************************************/ 1248 /* */ 1249 /* External Interrupt/Event Controller (EXTI) */ 1250 /* */ 1251 /******************************************************************************/ 1252 1253 /******************* Bit definition for EXTI_IMR register *******************/ 1254 #define EXTI_IMR_IM0_Pos (0U) 1255 #define EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos) /*!< 0x00000001 */ 1256 #define EXTI_IMR_IM0 EXTI_IMR_IM0_Msk /*!< Interrupt Mask on line 0 */ 1257 #define EXTI_IMR_IM1_Pos (1U) 1258 #define EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos) /*!< 0x00000002 */ 1259 #define EXTI_IMR_IM1 EXTI_IMR_IM1_Msk /*!< Interrupt Mask on line 1 */ 1260 #define EXTI_IMR_IM2_Pos (2U) 1261 #define EXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos) /*!< 0x00000004 */ 1262 #define EXTI_IMR_IM2 EXTI_IMR_IM2_Msk /*!< Interrupt Mask on line 2 */ 1263 #define EXTI_IMR_IM3_Pos (3U) 1264 #define EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos) /*!< 0x00000008 */ 1265 #define EXTI_IMR_IM3 EXTI_IMR_IM3_Msk /*!< Interrupt Mask on line 3 */ 1266 #define EXTI_IMR_IM4_Pos (4U) 1267 #define EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos) /*!< 0x00000010 */ 1268 #define EXTI_IMR_IM4 EXTI_IMR_IM4_Msk /*!< Interrupt Mask on line 4 */ 1269 #define EXTI_IMR_IM5_Pos (5U) 1270 #define EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos) /*!< 0x00000020 */ 1271 #define EXTI_IMR_IM5 EXTI_IMR_IM5_Msk /*!< Interrupt Mask on line 5 */ 1272 #define EXTI_IMR_IM6_Pos (6U) 1273 #define EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos) /*!< 0x00000040 */ 1274 #define EXTI_IMR_IM6 EXTI_IMR_IM6_Msk /*!< Interrupt Mask on line 6 */ 1275 #define EXTI_IMR_IM7_Pos (7U) 1276 #define EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos) /*!< 0x00000080 */ 1277 #define EXTI_IMR_IM7 EXTI_IMR_IM7_Msk /*!< Interrupt Mask on line 7 */ 1278 #define EXTI_IMR_IM8_Pos (8U) 1279 #define EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos) /*!< 0x00000100 */ 1280 #define EXTI_IMR_IM8 EXTI_IMR_IM8_Msk /*!< Interrupt Mask on line 8 */ 1281 #define EXTI_IMR_IM9_Pos (9U) 1282 #define EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos) /*!< 0x00000200 */ 1283 #define EXTI_IMR_IM9 EXTI_IMR_IM9_Msk /*!< Interrupt Mask on line 9 */ 1284 #define EXTI_IMR_IM10_Pos (10U) 1285 #define EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos) /*!< 0x00000400 */ 1286 #define EXTI_IMR_IM10 EXTI_IMR_IM10_Msk /*!< Interrupt Mask on line 10 */ 1287 #define EXTI_IMR_IM11_Pos (11U) 1288 #define EXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos) /*!< 0x00000800 */ 1289 #define EXTI_IMR_IM11 EXTI_IMR_IM11_Msk /*!< Interrupt Mask on line 11 */ 1290 #define EXTI_IMR_IM12_Pos (12U) 1291 #define EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos) /*!< 0x00001000 */ 1292 #define EXTI_IMR_IM12 EXTI_IMR_IM12_Msk /*!< Interrupt Mask on line 12 */ 1293 #define EXTI_IMR_IM13_Pos (13U) 1294 #define EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos) /*!< 0x00002000 */ 1295 #define EXTI_IMR_IM13 EXTI_IMR_IM13_Msk /*!< Interrupt Mask on line 13 */ 1296 #define EXTI_IMR_IM14_Pos (14U) 1297 #define EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos) /*!< 0x00004000 */ 1298 #define EXTI_IMR_IM14 EXTI_IMR_IM14_Msk /*!< Interrupt Mask on line 14 */ 1299 #define EXTI_IMR_IM15_Pos (15U) 1300 #define EXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos) /*!< 0x00008000 */ 1301 #define EXTI_IMR_IM15 EXTI_IMR_IM15_Msk /*!< Interrupt Mask on line 15 */ 1302 #define EXTI_IMR_IM17_Pos (17U) 1303 #define EXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos) /*!< 0x00020000 */ 1304 #define EXTI_IMR_IM17 EXTI_IMR_IM17_Msk /*!< Interrupt Mask on line 17 */ 1305 #define EXTI_IMR_IM19_Pos (19U) 1306 #define EXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos) /*!< 0x00080000 */ 1307 #define EXTI_IMR_IM19 EXTI_IMR_IM19_Msk /*!< Interrupt Mask on line 19 */ 1308 #define EXTI_IMR_IM20_Pos (20U) 1309 #define EXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos) /*!< 0x00100000 */ 1310 #define EXTI_IMR_IM20 EXTI_IMR_IM20_Msk /*!< Interrupt Mask on line 20 */ 1311 #define EXTI_IMR_IM23_Pos (23U) 1312 #define EXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos) /*!< 0x00800000 */ 1313 #define EXTI_IMR_IM23 EXTI_IMR_IM23_Msk /*!< Interrupt Mask on line 23 */ 1314 #define EXTI_IMR_IM26_Pos (26U) 1315 #define EXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos) /*!< 0x04000000 */ 1316 #define EXTI_IMR_IM26 EXTI_IMR_IM26_Msk /*!< Interrupt Mask on line 26 */ 1317 #define EXTI_IMR_IM28_Pos (28U) 1318 #define EXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos) /*!< 0x10000000 */ 1319 #define EXTI_IMR_IM28 EXTI_IMR_IM28_Msk /*!< Interrupt Mask on line 28 */ 1320 #define EXTI_IMR_IM29_Pos (29U) 1321 #define EXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos) /*!< 0x20000000 */ 1322 #define EXTI_IMR_IM29 EXTI_IMR_IM29_Msk /*!< Interrupt Mask on line 29 */ 1323 1324 #define EXTI_IMR_IM_Pos (0U) 1325 #define EXTI_IMR_IM_Msk (0x36FFFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x36FFFFFF */ 1326 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ 1327 1328 /****************** Bit definition for EXTI_EMR register ********************/ 1329 #define EXTI_EMR_EM0_Pos (0U) 1330 #define EXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos) /*!< 0x00000001 */ 1331 #define EXTI_EMR_EM0 EXTI_EMR_EM0_Msk /*!< Event Mask on line 0 */ 1332 #define EXTI_EMR_EM1_Pos (1U) 1333 #define EXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos) /*!< 0x00000002 */ 1334 #define EXTI_EMR_EM1 EXTI_EMR_EM1_Msk /*!< Event Mask on line 1 */ 1335 #define EXTI_EMR_EM2_Pos (2U) 1336 #define EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos) /*!< 0x00000004 */ 1337 #define EXTI_EMR_EM2 EXTI_EMR_EM2_Msk /*!< Event Mask on line 2 */ 1338 #define EXTI_EMR_EM3_Pos (3U) 1339 #define EXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos) /*!< 0x00000008 */ 1340 #define EXTI_EMR_EM3 EXTI_EMR_EM3_Msk /*!< Event Mask on line 3 */ 1341 #define EXTI_EMR_EM4_Pos (4U) 1342 #define EXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos) /*!< 0x00000010 */ 1343 #define EXTI_EMR_EM4 EXTI_EMR_EM4_Msk /*!< Event Mask on line 4 */ 1344 #define EXTI_EMR_EM5_Pos (5U) 1345 #define EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos) /*!< 0x00000020 */ 1346 #define EXTI_EMR_EM5 EXTI_EMR_EM5_Msk /*!< Event Mask on line 5 */ 1347 #define EXTI_EMR_EM6_Pos (6U) 1348 #define EXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos) /*!< 0x00000040 */ 1349 #define EXTI_EMR_EM6 EXTI_EMR_EM6_Msk /*!< Event Mask on line 6 */ 1350 #define EXTI_EMR_EM7_Pos (7U) 1351 #define EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos) /*!< 0x00000080 */ 1352 #define EXTI_EMR_EM7 EXTI_EMR_EM7_Msk /*!< Event Mask on line 7 */ 1353 #define EXTI_EMR_EM8_Pos (8U) 1354 #define EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos) /*!< 0x00000100 */ 1355 #define EXTI_EMR_EM8 EXTI_EMR_EM8_Msk /*!< Event Mask on line 8 */ 1356 #define EXTI_EMR_EM9_Pos (9U) 1357 #define EXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos) /*!< 0x00000200 */ 1358 #define EXTI_EMR_EM9 EXTI_EMR_EM9_Msk /*!< Event Mask on line 9 */ 1359 #define EXTI_EMR_EM10_Pos (10U) 1360 #define EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos) /*!< 0x00000400 */ 1361 #define EXTI_EMR_EM10 EXTI_EMR_EM10_Msk /*!< Event Mask on line 10 */ 1362 #define EXTI_EMR_EM11_Pos (11U) 1363 #define EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos) /*!< 0x00000800 */ 1364 #define EXTI_EMR_EM11 EXTI_EMR_EM11_Msk /*!< Event Mask on line 11 */ 1365 #define EXTI_EMR_EM12_Pos (12U) 1366 #define EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos) /*!< 0x00001000 */ 1367 #define EXTI_EMR_EM12 EXTI_EMR_EM12_Msk /*!< Event Mask on line 12 */ 1368 #define EXTI_EMR_EM13_Pos (13U) 1369 #define EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos) /*!< 0x00002000 */ 1370 #define EXTI_EMR_EM13 EXTI_EMR_EM13_Msk /*!< Event Mask on line 13 */ 1371 #define EXTI_EMR_EM14_Pos (14U) 1372 #define EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos) /*!< 0x00004000 */ 1373 #define EXTI_EMR_EM14 EXTI_EMR_EM14_Msk /*!< Event Mask on line 14 */ 1374 #define EXTI_EMR_EM15_Pos (15U) 1375 #define EXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos) /*!< 0x00008000 */ 1376 #define EXTI_EMR_EM15 EXTI_EMR_EM15_Msk /*!< Event Mask on line 15 */ 1377 #define EXTI_EMR_EM17_Pos (17U) 1378 #define EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos) /*!< 0x00020000 */ 1379 #define EXTI_EMR_EM17 EXTI_EMR_EM17_Msk /*!< Event Mask on line 17 */ 1380 #define EXTI_EMR_EM19_Pos (19U) 1381 #define EXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos) /*!< 0x00080000 */ 1382 #define EXTI_EMR_EM19 EXTI_EMR_EM19_Msk /*!< Event Mask on line 19 */ 1383 #define EXTI_EMR_EM20_Pos (20U) 1384 #define EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos) /*!< 0x00100000 */ 1385 #define EXTI_EMR_EM20 EXTI_EMR_EM20_Msk /*!< Event Mask on line 20 */ 1386 #define EXTI_EMR_EM23_Pos (23U) 1387 #define EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos) /*!< 0x00800000 */ 1388 #define EXTI_EMR_EM23 EXTI_EMR_EM23_Msk /*!< Event Mask on line 23 */ 1389 #define EXTI_EMR_EM26_Pos (26U) 1390 #define EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos) /*!< 0x04000000 */ 1391 #define EXTI_EMR_EM26 EXTI_EMR_EM26_Msk /*!< Event Mask on line 26 */ 1392 #define EXTI_EMR_EM28_Pos (28U) 1393 #define EXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos) /*!< 0x10000000 */ 1394 #define EXTI_EMR_EM28 EXTI_EMR_EM28_Msk /*!< Event Mask on line 28 */ 1395 #define EXTI_EMR_EM29_Pos (29U) 1396 #define EXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos) /*!< 0x20000000 */ 1397 #define EXTI_EMR_EM29 EXTI_EMR_EM29_Msk /*!< Event Mask on line 29 */ 1398 1399 /******************* Bit definition for EXTI_RTSR register ******************/ 1400 #define EXTI_RTSR_RT0_Pos (0U) 1401 #define EXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos) /*!< 0x00000001 */ 1402 #define EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ 1403 #define EXTI_RTSR_RT1_Pos (1U) 1404 #define EXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos) /*!< 0x00000002 */ 1405 #define EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ 1406 #define EXTI_RTSR_RT2_Pos (2U) 1407 #define EXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos) /*!< 0x00000004 */ 1408 #define EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ 1409 #define EXTI_RTSR_RT3_Pos (3U) 1410 #define EXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos) /*!< 0x00000008 */ 1411 #define EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ 1412 #define EXTI_RTSR_RT4_Pos (4U) 1413 #define EXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos) /*!< 0x00000010 */ 1414 #define EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ 1415 #define EXTI_RTSR_RT5_Pos (5U) 1416 #define EXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos) /*!< 0x00000020 */ 1417 #define EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ 1418 #define EXTI_RTSR_RT6_Pos (6U) 1419 #define EXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos) /*!< 0x00000040 */ 1420 #define EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ 1421 #define EXTI_RTSR_RT7_Pos (7U) 1422 #define EXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos) /*!< 0x00000080 */ 1423 #define EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ 1424 #define EXTI_RTSR_RT8_Pos (8U) 1425 #define EXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos) /*!< 0x00000100 */ 1426 #define EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ 1427 #define EXTI_RTSR_RT9_Pos (9U) 1428 #define EXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos) /*!< 0x00000200 */ 1429 #define EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ 1430 #define EXTI_RTSR_RT10_Pos (10U) 1431 #define EXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos) /*!< 0x00000400 */ 1432 #define EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ 1433 #define EXTI_RTSR_RT11_Pos (11U) 1434 #define EXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos) /*!< 0x00000800 */ 1435 #define EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ 1436 #define EXTI_RTSR_RT12_Pos (12U) 1437 #define EXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos) /*!< 0x00001000 */ 1438 #define EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ 1439 #define EXTI_RTSR_RT13_Pos (13U) 1440 #define EXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos) /*!< 0x00002000 */ 1441 #define EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ 1442 #define EXTI_RTSR_RT14_Pos (14U) 1443 #define EXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos) /*!< 0x00004000 */ 1444 #define EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ 1445 #define EXTI_RTSR_RT15_Pos (15U) 1446 #define EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos) /*!< 0x00008000 */ 1447 #define EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ 1448 #define EXTI_RTSR_RT16_Pos (16U) 1449 #define EXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos) /*!< 0x00010000 */ 1450 #define EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ 1451 #define EXTI_RTSR_RT17_Pos (17U) 1452 #define EXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos) /*!< 0x00020000 */ 1453 #define EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ 1454 #define EXTI_RTSR_RT19_Pos (19U) 1455 #define EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos) /*!< 0x00080000 */ 1456 #define EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ 1457 #define EXTI_RTSR_RT20_Pos (20U) 1458 #define EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos) /*!< 0x00100000 */ 1459 #define EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ 1460 #define EXTI_RTSR_RT21_Pos (21U) 1461 #define EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos) /*!< 0x00200000 */ 1462 #define EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ 1463 #define EXTI_RTSR_RT22_Pos (22U) 1464 #define EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos) /*!< 0x00400000 */ 1465 #define EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */ 1466 1467 /* Legacy defines */ 1468 #define EXTI_RTSR_TR0 EXTI_RTSR_RT0 1469 #define EXTI_RTSR_TR1 EXTI_RTSR_RT1 1470 #define EXTI_RTSR_TR2 EXTI_RTSR_RT2 1471 #define EXTI_RTSR_TR3 EXTI_RTSR_RT3 1472 #define EXTI_RTSR_TR4 EXTI_RTSR_RT4 1473 #define EXTI_RTSR_TR5 EXTI_RTSR_RT5 1474 #define EXTI_RTSR_TR6 EXTI_RTSR_RT6 1475 #define EXTI_RTSR_TR7 EXTI_RTSR_RT7 1476 #define EXTI_RTSR_TR8 EXTI_RTSR_RT8 1477 #define EXTI_RTSR_TR9 EXTI_RTSR_RT9 1478 #define EXTI_RTSR_TR10 EXTI_RTSR_RT10 1479 #define EXTI_RTSR_TR11 EXTI_RTSR_RT11 1480 #define EXTI_RTSR_TR12 EXTI_RTSR_RT12 1481 #define EXTI_RTSR_TR13 EXTI_RTSR_RT13 1482 #define EXTI_RTSR_TR14 EXTI_RTSR_RT14 1483 #define EXTI_RTSR_TR15 EXTI_RTSR_RT15 1484 #define EXTI_RTSR_TR16 EXTI_RTSR_RT16 1485 #define EXTI_RTSR_TR17 EXTI_RTSR_RT17 1486 #define EXTI_RTSR_TR19 EXTI_RTSR_RT19 1487 #define EXTI_RTSR_TR20 EXTI_RTSR_RT20 1488 #define EXTI_RTSR_TR21 EXTI_RTSR_RT21 1489 #define EXTI_RTSR_TR22 EXTI_RTSR_RT22 1490 1491 /******************* Bit definition for EXTI_FTSR register *******************/ 1492 #define EXTI_FTSR_FT0_Pos (0U) 1493 #define EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos) /*!< 0x00000001 */ 1494 #define EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ 1495 #define EXTI_FTSR_FT1_Pos (1U) 1496 #define EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos) /*!< 0x00000002 */ 1497 #define EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ 1498 #define EXTI_FTSR_FT2_Pos (2U) 1499 #define EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos) /*!< 0x00000004 */ 1500 #define EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ 1501 #define EXTI_FTSR_FT3_Pos (3U) 1502 #define EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos) /*!< 0x00000008 */ 1503 #define EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ 1504 #define EXTI_FTSR_FT4_Pos (4U) 1505 #define EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos) /*!< 0x00000010 */ 1506 #define EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ 1507 #define EXTI_FTSR_FT5_Pos (5U) 1508 #define EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos) /*!< 0x00000020 */ 1509 #define EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ 1510 #define EXTI_FTSR_FT6_Pos (6U) 1511 #define EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos) /*!< 0x00000040 */ 1512 #define EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ 1513 #define EXTI_FTSR_FT7_Pos (7U) 1514 #define EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos) /*!< 0x00000080 */ 1515 #define EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ 1516 #define EXTI_FTSR_FT8_Pos (8U) 1517 #define EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos) /*!< 0x00000100 */ 1518 #define EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ 1519 #define EXTI_FTSR_FT9_Pos (9U) 1520 #define EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos) /*!< 0x00000200 */ 1521 #define EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ 1522 #define EXTI_FTSR_FT10_Pos (10U) 1523 #define EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos) /*!< 0x00000400 */ 1524 #define EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ 1525 #define EXTI_FTSR_FT11_Pos (11U) 1526 #define EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos) /*!< 0x00000800 */ 1527 #define EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ 1528 #define EXTI_FTSR_FT12_Pos (12U) 1529 #define EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos) /*!< 0x00001000 */ 1530 #define EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ 1531 #define EXTI_FTSR_FT13_Pos (13U) 1532 #define EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos) /*!< 0x00002000 */ 1533 #define EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ 1534 #define EXTI_FTSR_FT14_Pos (14U) 1535 #define EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos) /*!< 0x00004000 */ 1536 #define EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ 1537 #define EXTI_FTSR_FT15_Pos (15U) 1538 #define EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos) /*!< 0x00008000 */ 1539 #define EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ 1540 #define EXTI_FTSR_FT16_Pos (16U) 1541 #define EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos) /*!< 0x00010000 */ 1542 #define EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ 1543 #define EXTI_FTSR_FT17_Pos (17U) 1544 #define EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos) /*!< 0x00020000 */ 1545 #define EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ 1546 #define EXTI_FTSR_FT19_Pos (19U) 1547 #define EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos) /*!< 0x00080000 */ 1548 #define EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ 1549 #define EXTI_FTSR_FT20_Pos (20U) 1550 #define EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos) /*!< 0x00100000 */ 1551 #define EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ 1552 #define EXTI_FTSR_FT21_Pos (21U) 1553 #define EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos) /*!< 0x00200000 */ 1554 #define EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ 1555 #define EXTI_FTSR_FT22_Pos (22U) 1556 #define EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos) /*!< 0x00400000 */ 1557 #define EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */ 1558 1559 /* Legacy defines */ 1560 #define EXTI_FTSR_TR0 EXTI_FTSR_FT0 1561 #define EXTI_FTSR_TR1 EXTI_FTSR_FT1 1562 #define EXTI_FTSR_TR2 EXTI_FTSR_FT2 1563 #define EXTI_FTSR_TR3 EXTI_FTSR_FT3 1564 #define EXTI_FTSR_TR4 EXTI_FTSR_FT4 1565 #define EXTI_FTSR_TR5 EXTI_FTSR_FT5 1566 #define EXTI_FTSR_TR6 EXTI_FTSR_FT6 1567 #define EXTI_FTSR_TR7 EXTI_FTSR_FT7 1568 #define EXTI_FTSR_TR8 EXTI_FTSR_FT8 1569 #define EXTI_FTSR_TR9 EXTI_FTSR_FT9 1570 #define EXTI_FTSR_TR10 EXTI_FTSR_FT10 1571 #define EXTI_FTSR_TR11 EXTI_FTSR_FT11 1572 #define EXTI_FTSR_TR12 EXTI_FTSR_FT12 1573 #define EXTI_FTSR_TR13 EXTI_FTSR_FT13 1574 #define EXTI_FTSR_TR14 EXTI_FTSR_FT14 1575 #define EXTI_FTSR_TR15 EXTI_FTSR_FT15 1576 #define EXTI_FTSR_TR16 EXTI_FTSR_FT16 1577 #define EXTI_FTSR_TR17 EXTI_FTSR_FT17 1578 #define EXTI_FTSR_TR19 EXTI_FTSR_FT19 1579 #define EXTI_FTSR_TR20 EXTI_FTSR_FT20 1580 #define EXTI_FTSR_TR21 EXTI_FTSR_FT21 1581 #define EXTI_FTSR_TR22 EXTI_FTSR_FT22 1582 1583 /******************* Bit definition for EXTI_SWIER register *******************/ 1584 #define EXTI_SWIER_SWI0_Pos (0U) 1585 #define EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos) /*!< 0x00000001 */ 1586 #define EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk /*!< Software Interrupt on line 0 */ 1587 #define EXTI_SWIER_SWI1_Pos (1U) 1588 #define EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos) /*!< 0x00000002 */ 1589 #define EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk /*!< Software Interrupt on line 1 */ 1590 #define EXTI_SWIER_SWI2_Pos (2U) 1591 #define EXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos) /*!< 0x00000004 */ 1592 #define EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk /*!< Software Interrupt on line 2 */ 1593 #define EXTI_SWIER_SWI3_Pos (3U) 1594 #define EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos) /*!< 0x00000008 */ 1595 #define EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk /*!< Software Interrupt on line 3 */ 1596 #define EXTI_SWIER_SWI4_Pos (4U) 1597 #define EXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos) /*!< 0x00000010 */ 1598 #define EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk /*!< Software Interrupt on line 4 */ 1599 #define EXTI_SWIER_SWI5_Pos (5U) 1600 #define EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos) /*!< 0x00000020 */ 1601 #define EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk /*!< Software Interrupt on line 5 */ 1602 #define EXTI_SWIER_SWI6_Pos (6U) 1603 #define EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos) /*!< 0x00000040 */ 1604 #define EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk /*!< Software Interrupt on line 6 */ 1605 #define EXTI_SWIER_SWI7_Pos (7U) 1606 #define EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos) /*!< 0x00000080 */ 1607 #define EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk /*!< Software Interrupt on line 7 */ 1608 #define EXTI_SWIER_SWI8_Pos (8U) 1609 #define EXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos) /*!< 0x00000100 */ 1610 #define EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk /*!< Software Interrupt on line 8 */ 1611 #define EXTI_SWIER_SWI9_Pos (9U) 1612 #define EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos) /*!< 0x00000200 */ 1613 #define EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk /*!< Software Interrupt on line 9 */ 1614 #define EXTI_SWIER_SWI10_Pos (10U) 1615 #define EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos) /*!< 0x00000400 */ 1616 #define EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk /*!< Software Interrupt on line 10 */ 1617 #define EXTI_SWIER_SWI11_Pos (11U) 1618 #define EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos) /*!< 0x00000800 */ 1619 #define EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk /*!< Software Interrupt on line 11 */ 1620 #define EXTI_SWIER_SWI12_Pos (12U) 1621 #define EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos) /*!< 0x00001000 */ 1622 #define EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk /*!< Software Interrupt on line 12 */ 1623 #define EXTI_SWIER_SWI13_Pos (13U) 1624 #define EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos) /*!< 0x00002000 */ 1625 #define EXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk /*!< Software Interrupt on line 13 */ 1626 #define EXTI_SWIER_SWI14_Pos (14U) 1627 #define EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos) /*!< 0x00004000 */ 1628 #define EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk /*!< Software Interrupt on line 14 */ 1629 #define EXTI_SWIER_SWI15_Pos (15U) 1630 #define EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos) /*!< 0x00008000 */ 1631 #define EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk /*!< Software Interrupt on line 15 */ 1632 #define EXTI_SWIER_SWI16_Pos (16U) 1633 #define EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos) /*!< 0x00010000 */ 1634 #define EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk /*!< Software Interrupt on line 16 */ 1635 #define EXTI_SWIER_SWI17_Pos (17U) 1636 #define EXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos) /*!< 0x00020000 */ 1637 #define EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk /*!< Software Interrupt on line 17 */ 1638 #define EXTI_SWIER_SWI19_Pos (19U) 1639 #define EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos) /*!< 0x00080000 */ 1640 #define EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk /*!< Software Interrupt on line 19 */ 1641 #define EXTI_SWIER_SWI20_Pos (20U) 1642 #define EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos) /*!< 0x00100000 */ 1643 #define EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk /*!< Software Interrupt on line 20 */ 1644 #define EXTI_SWIER_SWI21_Pos (21U) 1645 #define EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos) /*!< 0x00200000 */ 1646 #define EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk /*!< Software Interrupt on line 21 */ 1647 #define EXTI_SWIER_SWI22_Pos (22U) 1648 #define EXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos) /*!< 0x00400000 */ 1649 #define EXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk /*!< Software Interrupt on line 22 */ 1650 1651 /* Legacy defines */ 1652 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWI0 1653 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWI1 1654 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWI2 1655 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWI3 1656 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWI4 1657 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWI5 1658 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWI6 1659 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWI7 1660 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWI8 1661 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWI9 1662 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWI10 1663 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWI11 1664 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWI12 1665 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWI13 1666 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWI14 1667 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWI15 1668 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWI16 1669 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWI17 1670 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19 1671 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWI20 1672 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWI21 1673 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWI22 1674 1675 /****************** Bit definition for EXTI_PR register *********************/ 1676 #define EXTI_PR_PIF0_Pos (0U) 1677 #define EXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos) /*!< 0x00000001 */ 1678 #define EXTI_PR_PIF0 EXTI_PR_PIF0_Msk /*!< Pending bit 0 */ 1679 #define EXTI_PR_PIF1_Pos (1U) 1680 #define EXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos) /*!< 0x00000002 */ 1681 #define EXTI_PR_PIF1 EXTI_PR_PIF1_Msk /*!< Pending bit 1 */ 1682 #define EXTI_PR_PIF2_Pos (2U) 1683 #define EXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos) /*!< 0x00000004 */ 1684 #define EXTI_PR_PIF2 EXTI_PR_PIF2_Msk /*!< Pending bit 2 */ 1685 #define EXTI_PR_PIF3_Pos (3U) 1686 #define EXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos) /*!< 0x00000008 */ 1687 #define EXTI_PR_PIF3 EXTI_PR_PIF3_Msk /*!< Pending bit 3 */ 1688 #define EXTI_PR_PIF4_Pos (4U) 1689 #define EXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos) /*!< 0x00000010 */ 1690 #define EXTI_PR_PIF4 EXTI_PR_PIF4_Msk /*!< Pending bit 4 */ 1691 #define EXTI_PR_PIF5_Pos (5U) 1692 #define EXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos) /*!< 0x00000020 */ 1693 #define EXTI_PR_PIF5 EXTI_PR_PIF5_Msk /*!< Pending bit 5 */ 1694 #define EXTI_PR_PIF6_Pos (6U) 1695 #define EXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos) /*!< 0x00000040 */ 1696 #define EXTI_PR_PIF6 EXTI_PR_PIF6_Msk /*!< Pending bit 6 */ 1697 #define EXTI_PR_PIF7_Pos (7U) 1698 #define EXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos) /*!< 0x00000080 */ 1699 #define EXTI_PR_PIF7 EXTI_PR_PIF7_Msk /*!< Pending bit 7 */ 1700 #define EXTI_PR_PIF8_Pos (8U) 1701 #define EXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos) /*!< 0x00000100 */ 1702 #define EXTI_PR_PIF8 EXTI_PR_PIF8_Msk /*!< Pending bit 8 */ 1703 #define EXTI_PR_PIF9_Pos (9U) 1704 #define EXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos) /*!< 0x00000200 */ 1705 #define EXTI_PR_PIF9 EXTI_PR_PIF9_Msk /*!< Pending bit 9 */ 1706 #define EXTI_PR_PIF10_Pos (10U) 1707 #define EXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos) /*!< 0x00000400 */ 1708 #define EXTI_PR_PIF10 EXTI_PR_PIF10_Msk /*!< Pending bit 10 */ 1709 #define EXTI_PR_PIF11_Pos (11U) 1710 #define EXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos) /*!< 0x00000800 */ 1711 #define EXTI_PR_PIF11 EXTI_PR_PIF11_Msk /*!< Pending bit 11 */ 1712 #define EXTI_PR_PIF12_Pos (12U) 1713 #define EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos) /*!< 0x00001000 */ 1714 #define EXTI_PR_PIF12 EXTI_PR_PIF12_Msk /*!< Pending bit 12 */ 1715 #define EXTI_PR_PIF13_Pos (13U) 1716 #define EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos) /*!< 0x00002000 */ 1717 #define EXTI_PR_PIF13 EXTI_PR_PIF13_Msk /*!< Pending bit 13 */ 1718 #define EXTI_PR_PIF14_Pos (14U) 1719 #define EXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos) /*!< 0x00004000 */ 1720 #define EXTI_PR_PIF14 EXTI_PR_PIF14_Msk /*!< Pending bit 14 */ 1721 #define EXTI_PR_PIF15_Pos (15U) 1722 #define EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos) /*!< 0x00008000 */ 1723 #define EXTI_PR_PIF15 EXTI_PR_PIF15_Msk /*!< Pending bit 15 */ 1724 #define EXTI_PR_PIF16_Pos (16U) 1725 #define EXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos) /*!< 0x00010000 */ 1726 #define EXTI_PR_PIF16 EXTI_PR_PIF16_Msk /*!< Pending bit 16 */ 1727 #define EXTI_PR_PIF17_Pos (17U) 1728 #define EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos) /*!< 0x00020000 */ 1729 #define EXTI_PR_PIF17 EXTI_PR_PIF17_Msk /*!< Pending bit 17 */ 1730 #define EXTI_PR_PIF19_Pos (19U) 1731 #define EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos) /*!< 0x00080000 */ 1732 #define EXTI_PR_PIF19 EXTI_PR_PIF19_Msk /*!< Pending bit 19 */ 1733 #define EXTI_PR_PIF20_Pos (20U) 1734 #define EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos) /*!< 0x00100000 */ 1735 #define EXTI_PR_PIF20 EXTI_PR_PIF20_Msk /*!< Pending bit 20 */ 1736 #define EXTI_PR_PIF21_Pos (21U) 1737 #define EXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos) /*!< 0x00200000 */ 1738 #define EXTI_PR_PIF21 EXTI_PR_PIF21_Msk /*!< Pending bit 21 */ 1739 #define EXTI_PR_PIF22_Pos (22U) 1740 #define EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos) /*!< 0x00400000 */ 1741 #define EXTI_PR_PIF22 EXTI_PR_PIF22_Msk /*!< Pending bit 22 */ 1742 1743 /* Legacy defines */ 1744 #define EXTI_PR_PR0 EXTI_PR_PIF0 1745 #define EXTI_PR_PR1 EXTI_PR_PIF1 1746 #define EXTI_PR_PR2 EXTI_PR_PIF2 1747 #define EXTI_PR_PR3 EXTI_PR_PIF3 1748 #define EXTI_PR_PR4 EXTI_PR_PIF4 1749 #define EXTI_PR_PR5 EXTI_PR_PIF5 1750 #define EXTI_PR_PR6 EXTI_PR_PIF6 1751 #define EXTI_PR_PR7 EXTI_PR_PIF7 1752 #define EXTI_PR_PR8 EXTI_PR_PIF8 1753 #define EXTI_PR_PR9 EXTI_PR_PIF9 1754 #define EXTI_PR_PR10 EXTI_PR_PIF10 1755 #define EXTI_PR_PR11 EXTI_PR_PIF11 1756 #define EXTI_PR_PR12 EXTI_PR_PIF12 1757 #define EXTI_PR_PR13 EXTI_PR_PIF13 1758 #define EXTI_PR_PR14 EXTI_PR_PIF14 1759 #define EXTI_PR_PR15 EXTI_PR_PIF15 1760 #define EXTI_PR_PR16 EXTI_PR_PIF16 1761 #define EXTI_PR_PR17 EXTI_PR_PIF17 1762 #define EXTI_PR_PR19 EXTI_PR_PIF19 1763 #define EXTI_PR_PR20 EXTI_PR_PIF20 1764 #define EXTI_PR_PR21 EXTI_PR_PIF21 1765 #define EXTI_PR_PR22 EXTI_PR_PIF22 1766 1767 /******************************************************************************/ 1768 /* */ 1769 /* FLASH and Option Bytes Registers */ 1770 /* */ 1771 /******************************************************************************/ 1772 1773 /******************* Bit definition for FLASH_ACR register ******************/ 1774 #define FLASH_ACR_LATENCY_Pos (0U) 1775 #define FLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ 1776 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY bit (Latency) */ 1777 #define FLASH_ACR_PRFTEN_Pos (1U) 1778 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000002 */ 1779 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch Buffer Enable */ 1780 #define FLASH_ACR_SLEEP_PD_Pos (3U) 1781 #define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00000008 */ 1782 #define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash mode during sleep mode */ 1783 #define FLASH_ACR_RUN_PD_Pos (4U) 1784 #define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) /*!< 0x00000010 */ 1785 #define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash mode during RUN mode */ 1786 #define FLASH_ACR_DISAB_BUF_Pos (5U) 1787 #define FLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos) /*!< 0x00000020 */ 1788 #define FLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk /*!< Disable Buffer */ 1789 #define FLASH_ACR_PRE_READ_Pos (6U) 1790 #define FLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos) /*!< 0x00000040 */ 1791 #define FLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk /*!< Pre-read data address */ 1792 1793 /******************* Bit definition for FLASH_PECR register ******************/ 1794 #define FLASH_PECR_PELOCK_Pos (0U) 1795 #define FLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos) /*!< 0x00000001 */ 1796 #define FLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk /*!< FLASH_PECR and Flash data Lock */ 1797 #define FLASH_PECR_PRGLOCK_Pos (1U) 1798 #define FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos) /*!< 0x00000002 */ 1799 #define FLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk /*!< Program matrix Lock */ 1800 #define FLASH_PECR_OPTLOCK_Pos (2U) 1801 #define FLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos) /*!< 0x00000004 */ 1802 #define FLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk /*!< Option byte matrix Lock */ 1803 #define FLASH_PECR_PROG_Pos (3U) 1804 #define FLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos) /*!< 0x00000008 */ 1805 #define FLASH_PECR_PROG FLASH_PECR_PROG_Msk /*!< Program matrix selection */ 1806 #define FLASH_PECR_DATA_Pos (4U) 1807 #define FLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos) /*!< 0x00000010 */ 1808 #define FLASH_PECR_DATA FLASH_PECR_DATA_Msk /*!< Data matrix selection */ 1809 #define FLASH_PECR_FIX_Pos (8U) 1810 #define FLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos) /*!< 0x00000100 */ 1811 #define FLASH_PECR_FIX FLASH_PECR_FIX_Msk /*!< Fixed Time Data write for Word/Half Word/Byte programming */ 1812 #define FLASH_PECR_ERASE_Pos (9U) 1813 #define FLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos) /*!< 0x00000200 */ 1814 #define FLASH_PECR_ERASE FLASH_PECR_ERASE_Msk /*!< Page erasing mode */ 1815 #define FLASH_PECR_FPRG_Pos (10U) 1816 #define FLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos) /*!< 0x00000400 */ 1817 #define FLASH_PECR_FPRG FLASH_PECR_FPRG_Msk /*!< Fast Page/Half Page programming mode */ 1818 #define FLASH_PECR_EOPIE_Pos (16U) 1819 #define FLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos) /*!< 0x00010000 */ 1820 #define FLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk /*!< End of programming interrupt */ 1821 #define FLASH_PECR_ERRIE_Pos (17U) 1822 #define FLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos) /*!< 0x00020000 */ 1823 #define FLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk /*!< Error interrupt */ 1824 #define FLASH_PECR_OBL_LAUNCH_Pos (18U) 1825 #define FLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos) /*!< 0x00040000 */ 1826 #define FLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk /*!< Launch the option byte loading */ 1827 #define FLASH_PECR_HALF_ARRAY_Pos (19U) 1828 #define FLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos) /*!< 0x00080000 */ 1829 #define FLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk /*!< Half array mode */ 1830 1831 /****************** Bit definition for FLASH_PDKEYR register ******************/ 1832 #define FLASH_PDKEYR_PDKEYR_Pos (0U) 1833 #define FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos) /*!< 0xFFFFFFFF */ 1834 #define FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 1835 1836 /****************** Bit definition for FLASH_PEKEYR register ******************/ 1837 #define FLASH_PEKEYR_PEKEYR_Pos (0U) 1838 #define FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos) /*!< 0xFFFFFFFF */ 1839 #define FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 1840 1841 /****************** Bit definition for FLASH_PRGKEYR register ******************/ 1842 #define FLASH_PRGKEYR_PRGKEYR_Pos (0U) 1843 #define FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos) /*!< 0xFFFFFFFF */ 1844 #define FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk /*!< Program matrix Key */ 1845 1846 /****************** Bit definition for FLASH_OPTKEYR register ******************/ 1847 #define FLASH_OPTKEYR_OPTKEYR_Pos (0U) 1848 #define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */ 1849 #define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option bytes matrix Key */ 1850 1851 /****************** Bit definition for FLASH_SR register *******************/ 1852 #define FLASH_SR_BSY_Pos (0U) 1853 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */ 1854 #define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */ 1855 #define FLASH_SR_EOP_Pos (1U) 1856 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000002 */ 1857 #define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End Of Programming*/ 1858 #define FLASH_SR_HVOFF_Pos (2U) 1859 #define FLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos) /*!< 0x00000004 */ 1860 #define FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk /*!< End of high voltage */ 1861 #define FLASH_SR_READY_Pos (3U) 1862 #define FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos) /*!< 0x00000008 */ 1863 #define FLASH_SR_READY FLASH_SR_READY_Msk /*!< Flash ready after low power mode */ 1864 1865 #define FLASH_SR_WRPERR_Pos (8U) 1866 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000100 */ 1867 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ 1868 #define FLASH_SR_PGAERR_Pos (9U) 1869 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000200 */ 1870 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming Alignment Error */ 1871 #define FLASH_SR_SIZERR_Pos (10U) 1872 #define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000400 */ 1873 #define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ 1874 #define FLASH_SR_OPTVERR_Pos (11U) 1875 #define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00000800 */ 1876 #define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option Valid error */ 1877 #define FLASH_SR_RDERR_Pos (13U) 1878 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00002000 */ 1879 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< Read protected error */ 1880 #define FLASH_SR_NOTZEROERR_Pos (16U) 1881 #define FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos) /*!< 0x00010000 */ 1882 #define FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk /*!< Not Zero error */ 1883 #define FLASH_SR_FWWERR_Pos (17U) 1884 #define FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos) /*!< 0x00020000 */ 1885 #define FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk /*!< Write/Errase operation aborted */ 1886 1887 /* Legacy defines */ 1888 #define FLASH_SR_FWWER FLASH_SR_FWWERR 1889 #define FLASH_SR_ENHV FLASH_SR_HVOFF 1890 #define FLASH_SR_ENDHV FLASH_SR_HVOFF 1891 1892 /****************** Bit definition for FLASH_OPTR register *******************/ 1893 #define FLASH_OPTR_RDPROT_Pos (0U) 1894 #define FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos) /*!< 0x000000FF */ 1895 #define FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk /*!< Read Protection */ 1896 #define FLASH_OPTR_WPRMOD_Pos (8U) 1897 #define FLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos) /*!< 0x00000100 */ 1898 #define FLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk /*!< Selection of protection mode of WPR bits */ 1899 #define FLASH_OPTR_BOR_LEV_Pos (16U) 1900 #define FLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x000F0000 */ 1901 #define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR_LEV[3:0] Brown Out Reset Threshold Level*/ 1902 #define FLASH_OPTR_IWDG_SW_Pos (20U) 1903 #define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00100000 */ 1904 #define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< IWDG_SW */ 1905 #define FLASH_OPTR_nRST_STOP_Pos (21U) 1906 #define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00200000 */ 1907 #define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< nRST_STOP */ 1908 #define FLASH_OPTR_nRST_STDBY_Pos (22U) 1909 #define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00400000 */ 1910 #define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< nRST_STDBY */ 1911 #define FLASH_OPTR_USER_Pos (20U) 1912 #define FLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos) /*!< 0x00700000 */ 1913 #define FLASH_OPTR_USER FLASH_OPTR_USER_Msk /*!< User Option Bytes */ 1914 #define FLASH_OPTR_BOOT1_Pos (31U) 1915 #define FLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos) /*!< 0x80000000 */ 1916 #define FLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk /*!< BOOT1 */ 1917 1918 /****************** Bit definition for FLASH_WRPR register ******************/ 1919 #define FLASH_WRPR_WRP_Pos (0U) 1920 #define FLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0x0000FFFF */ 1921 #define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protection bits */ 1922 1923 /******************************************************************************/ 1924 /* */ 1925 /* General Purpose IOs (GPIO) */ 1926 /* */ 1927 /******************************************************************************/ 1928 /******************* Bit definition for GPIO_MODER register *****************/ 1929 #define GPIO_MODER_MODE0_Pos (0U) 1930 #define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ 1931 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk 1932 #define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ 1933 #define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ 1934 #define GPIO_MODER_MODE1_Pos (2U) 1935 #define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ 1936 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk 1937 #define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ 1938 #define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ 1939 #define GPIO_MODER_MODE2_Pos (4U) 1940 #define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ 1941 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk 1942 #define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ 1943 #define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ 1944 #define GPIO_MODER_MODE3_Pos (6U) 1945 #define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ 1946 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk 1947 #define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ 1948 #define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ 1949 #define GPIO_MODER_MODE4_Pos (8U) 1950 #define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ 1951 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk 1952 #define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ 1953 #define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ 1954 #define GPIO_MODER_MODE5_Pos (10U) 1955 #define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ 1956 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk 1957 #define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ 1958 #define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ 1959 #define GPIO_MODER_MODE6_Pos (12U) 1960 #define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ 1961 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk 1962 #define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ 1963 #define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ 1964 #define GPIO_MODER_MODE7_Pos (14U) 1965 #define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ 1966 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk 1967 #define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ 1968 #define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ 1969 #define GPIO_MODER_MODE8_Pos (16U) 1970 #define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ 1971 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk 1972 #define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ 1973 #define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ 1974 #define GPIO_MODER_MODE9_Pos (18U) 1975 #define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ 1976 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk 1977 #define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ 1978 #define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ 1979 #define GPIO_MODER_MODE10_Pos (20U) 1980 #define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ 1981 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk 1982 #define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ 1983 #define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ 1984 #define GPIO_MODER_MODE11_Pos (22U) 1985 #define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ 1986 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk 1987 #define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ 1988 #define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ 1989 #define GPIO_MODER_MODE12_Pos (24U) 1990 #define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ 1991 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk 1992 #define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ 1993 #define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ 1994 #define GPIO_MODER_MODE13_Pos (26U) 1995 #define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ 1996 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk 1997 #define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ 1998 #define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ 1999 #define GPIO_MODER_MODE14_Pos (28U) 2000 #define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ 2001 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk 2002 #define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ 2003 #define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ 2004 #define GPIO_MODER_MODE15_Pos (30U) 2005 #define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ 2006 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk 2007 #define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ 2008 #define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ 2009 2010 /****************** Bit definition for GPIO_OTYPER register *****************/ 2011 #define GPIO_OTYPER_OT_0 (0x00000001U) 2012 #define GPIO_OTYPER_OT_1 (0x00000002U) 2013 #define GPIO_OTYPER_OT_2 (0x00000004U) 2014 #define GPIO_OTYPER_OT_3 (0x00000008U) 2015 #define GPIO_OTYPER_OT_4 (0x00000010U) 2016 #define GPIO_OTYPER_OT_5 (0x00000020U) 2017 #define GPIO_OTYPER_OT_6 (0x00000040U) 2018 #define GPIO_OTYPER_OT_7 (0x00000080U) 2019 #define GPIO_OTYPER_OT_8 (0x00000100U) 2020 #define GPIO_OTYPER_OT_9 (0x00000200U) 2021 #define GPIO_OTYPER_OT_10 (0x00000400U) 2022 #define GPIO_OTYPER_OT_11 (0x00000800U) 2023 #define GPIO_OTYPER_OT_12 (0x00001000U) 2024 #define GPIO_OTYPER_OT_13 (0x00002000U) 2025 #define GPIO_OTYPER_OT_14 (0x00004000U) 2026 #define GPIO_OTYPER_OT_15 (0x00008000U) 2027 2028 /**************** Bit definition for GPIO_OSPEEDR register ******************/ 2029 #define GPIO_OSPEEDER_OSPEED0_Pos (0U) 2030 #define GPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000003 */ 2031 #define GPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk 2032 #define GPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000001 */ 2033 #define GPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000002 */ 2034 #define GPIO_OSPEEDER_OSPEED1_Pos (2U) 2035 #define GPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x0000000C */ 2036 #define GPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk 2037 #define GPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000004 */ 2038 #define GPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000008 */ 2039 #define GPIO_OSPEEDER_OSPEED2_Pos (4U) 2040 #define GPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000030 */ 2041 #define GPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk 2042 #define GPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000010 */ 2043 #define GPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000020 */ 2044 #define GPIO_OSPEEDER_OSPEED3_Pos (6U) 2045 #define GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x000000C0 */ 2046 #define GPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk 2047 #define GPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000040 */ 2048 #define GPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000080 */ 2049 #define GPIO_OSPEEDER_OSPEED4_Pos (8U) 2050 #define GPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000300 */ 2051 #define GPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk 2052 #define GPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000100 */ 2053 #define GPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000200 */ 2054 #define GPIO_OSPEEDER_OSPEED5_Pos (10U) 2055 #define GPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000C00 */ 2056 #define GPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk 2057 #define GPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000400 */ 2058 #define GPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000800 */ 2059 #define GPIO_OSPEEDER_OSPEED6_Pos (12U) 2060 #define GPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00003000 */ 2061 #define GPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk 2062 #define GPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00001000 */ 2063 #define GPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00002000 */ 2064 #define GPIO_OSPEEDER_OSPEED7_Pos (14U) 2065 #define GPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x0000C000 */ 2066 #define GPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk 2067 #define GPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00004000 */ 2068 #define GPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00008000 */ 2069 #define GPIO_OSPEEDER_OSPEED8_Pos (16U) 2070 #define GPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00030000 */ 2071 #define GPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk 2072 #define GPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00010000 */ 2073 #define GPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00020000 */ 2074 #define GPIO_OSPEEDER_OSPEED9_Pos (18U) 2075 #define GPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x000C0000 */ 2076 #define GPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk 2077 #define GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00040000 */ 2078 #define GPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00080000 */ 2079 #define GPIO_OSPEEDER_OSPEED10_Pos (20U) 2080 #define GPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00300000 */ 2081 #define GPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk 2082 #define GPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00100000 */ 2083 #define GPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00200000 */ 2084 #define GPIO_OSPEEDER_OSPEED11_Pos (22U) 2085 #define GPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00C00000 */ 2086 #define GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk 2087 #define GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00400000 */ 2088 #define GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00800000 */ 2089 #define GPIO_OSPEEDER_OSPEED12_Pos (24U) 2090 #define GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x03000000 */ 2091 #define GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk 2092 #define GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x01000000 */ 2093 #define GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x02000000 */ 2094 #define GPIO_OSPEEDER_OSPEED13_Pos (26U) 2095 #define GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x0C000000 */ 2096 #define GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk 2097 #define GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x04000000 */ 2098 #define GPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x08000000 */ 2099 #define GPIO_OSPEEDER_OSPEED14_Pos (28U) 2100 #define GPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x30000000 */ 2101 #define GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk 2102 #define GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x10000000 */ 2103 #define GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x20000000 */ 2104 #define GPIO_OSPEEDER_OSPEED15_Pos (30U) 2105 #define GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0xC0000000 */ 2106 #define GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk 2107 #define GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x40000000 */ 2108 #define GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x80000000 */ 2109 2110 /******************* Bit definition for GPIO_PUPDR register ******************/ 2111 #define GPIO_PUPDR_PUPD0_Pos (0U) 2112 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ 2113 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk 2114 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ 2115 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ 2116 #define GPIO_PUPDR_PUPD1_Pos (2U) 2117 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ 2118 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk 2119 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ 2120 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ 2121 #define GPIO_PUPDR_PUPD2_Pos (4U) 2122 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ 2123 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk 2124 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ 2125 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ 2126 #define GPIO_PUPDR_PUPD3_Pos (6U) 2127 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ 2128 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk 2129 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ 2130 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ 2131 #define GPIO_PUPDR_PUPD4_Pos (8U) 2132 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ 2133 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk 2134 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ 2135 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ 2136 #define GPIO_PUPDR_PUPD5_Pos (10U) 2137 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ 2138 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk 2139 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ 2140 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ 2141 #define GPIO_PUPDR_PUPD6_Pos (12U) 2142 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ 2143 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk 2144 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ 2145 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ 2146 #define GPIO_PUPDR_PUPD7_Pos (14U) 2147 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ 2148 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk 2149 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ 2150 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ 2151 #define GPIO_PUPDR_PUPD8_Pos (16U) 2152 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ 2153 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk 2154 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ 2155 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ 2156 #define GPIO_PUPDR_PUPD9_Pos (18U) 2157 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ 2158 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk 2159 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ 2160 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ 2161 #define GPIO_PUPDR_PUPD10_Pos (20U) 2162 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ 2163 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk 2164 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ 2165 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ 2166 #define GPIO_PUPDR_PUPD11_Pos (22U) 2167 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ 2168 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk 2169 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ 2170 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ 2171 #define GPIO_PUPDR_PUPD12_Pos (24U) 2172 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ 2173 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk 2174 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ 2175 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ 2176 #define GPIO_PUPDR_PUPD13_Pos (26U) 2177 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ 2178 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk 2179 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ 2180 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ 2181 #define GPIO_PUPDR_PUPD14_Pos (28U) 2182 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ 2183 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk 2184 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ 2185 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ 2186 #define GPIO_PUPDR_PUPD15_Pos (30U) 2187 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ 2188 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk 2189 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ 2190 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ 2191 2192 /******************* Bit definition for GPIO_IDR register *******************/ 2193 #define GPIO_IDR_ID0_Pos (0U) 2194 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ 2195 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk 2196 #define GPIO_IDR_ID1_Pos (1U) 2197 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ 2198 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk 2199 #define GPIO_IDR_ID2_Pos (2U) 2200 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ 2201 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk 2202 #define GPIO_IDR_ID3_Pos (3U) 2203 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ 2204 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk 2205 #define GPIO_IDR_ID4_Pos (4U) 2206 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ 2207 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk 2208 #define GPIO_IDR_ID5_Pos (5U) 2209 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ 2210 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk 2211 #define GPIO_IDR_ID6_Pos (6U) 2212 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ 2213 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk 2214 #define GPIO_IDR_ID7_Pos (7U) 2215 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ 2216 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk 2217 #define GPIO_IDR_ID8_Pos (8U) 2218 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ 2219 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk 2220 #define GPIO_IDR_ID9_Pos (9U) 2221 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ 2222 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk 2223 #define GPIO_IDR_ID10_Pos (10U) 2224 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ 2225 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk 2226 #define GPIO_IDR_ID11_Pos (11U) 2227 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ 2228 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk 2229 #define GPIO_IDR_ID12_Pos (12U) 2230 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ 2231 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk 2232 #define GPIO_IDR_ID13_Pos (13U) 2233 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ 2234 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk 2235 #define GPIO_IDR_ID14_Pos (14U) 2236 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ 2237 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk 2238 #define GPIO_IDR_ID15_Pos (15U) 2239 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ 2240 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk 2241 2242 /****************** Bit definition for GPIO_ODR register ********************/ 2243 #define GPIO_ODR_OD0_Pos (0U) 2244 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ 2245 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk 2246 #define GPIO_ODR_OD1_Pos (1U) 2247 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ 2248 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk 2249 #define GPIO_ODR_OD2_Pos (2U) 2250 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ 2251 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk 2252 #define GPIO_ODR_OD3_Pos (3U) 2253 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ 2254 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk 2255 #define GPIO_ODR_OD4_Pos (4U) 2256 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ 2257 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk 2258 #define GPIO_ODR_OD5_Pos (5U) 2259 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ 2260 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk 2261 #define GPIO_ODR_OD6_Pos (6U) 2262 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ 2263 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk 2264 #define GPIO_ODR_OD7_Pos (7U) 2265 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ 2266 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk 2267 #define GPIO_ODR_OD8_Pos (8U) 2268 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ 2269 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk 2270 #define GPIO_ODR_OD9_Pos (9U) 2271 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ 2272 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk 2273 #define GPIO_ODR_OD10_Pos (10U) 2274 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ 2275 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk 2276 #define GPIO_ODR_OD11_Pos (11U) 2277 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ 2278 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk 2279 #define GPIO_ODR_OD12_Pos (12U) 2280 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ 2281 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk 2282 #define GPIO_ODR_OD13_Pos (13U) 2283 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ 2284 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk 2285 #define GPIO_ODR_OD14_Pos (14U) 2286 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ 2287 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk 2288 #define GPIO_ODR_OD15_Pos (15U) 2289 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ 2290 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk 2291 2292 /****************** Bit definition for GPIO_BSRR register ********************/ 2293 #define GPIO_BSRR_BS_0 (0x00000001U) 2294 #define GPIO_BSRR_BS_1 (0x00000002U) 2295 #define GPIO_BSRR_BS_2 (0x00000004U) 2296 #define GPIO_BSRR_BS_3 (0x00000008U) 2297 #define GPIO_BSRR_BS_4 (0x00000010U) 2298 #define GPIO_BSRR_BS_5 (0x00000020U) 2299 #define GPIO_BSRR_BS_6 (0x00000040U) 2300 #define GPIO_BSRR_BS_7 (0x00000080U) 2301 #define GPIO_BSRR_BS_8 (0x00000100U) 2302 #define GPIO_BSRR_BS_9 (0x00000200U) 2303 #define GPIO_BSRR_BS_10 (0x00000400U) 2304 #define GPIO_BSRR_BS_11 (0x00000800U) 2305 #define GPIO_BSRR_BS_12 (0x00001000U) 2306 #define GPIO_BSRR_BS_13 (0x00002000U) 2307 #define GPIO_BSRR_BS_14 (0x00004000U) 2308 #define GPIO_BSRR_BS_15 (0x00008000U) 2309 #define GPIO_BSRR_BR_0 (0x00010000U) 2310 #define GPIO_BSRR_BR_1 (0x00020000U) 2311 #define GPIO_BSRR_BR_2 (0x00040000U) 2312 #define GPIO_BSRR_BR_3 (0x00080000U) 2313 #define GPIO_BSRR_BR_4 (0x00100000U) 2314 #define GPIO_BSRR_BR_5 (0x00200000U) 2315 #define GPIO_BSRR_BR_6 (0x00400000U) 2316 #define GPIO_BSRR_BR_7 (0x00800000U) 2317 #define GPIO_BSRR_BR_8 (0x01000000U) 2318 #define GPIO_BSRR_BR_9 (0x02000000U) 2319 #define GPIO_BSRR_BR_10 (0x04000000U) 2320 #define GPIO_BSRR_BR_11 (0x08000000U) 2321 #define GPIO_BSRR_BR_12 (0x10000000U) 2322 #define GPIO_BSRR_BR_13 (0x20000000U) 2323 #define GPIO_BSRR_BR_14 (0x40000000U) 2324 #define GPIO_BSRR_BR_15 (0x80000000U) 2325 2326 /****************** Bit definition for GPIO_LCKR register ********************/ 2327 #define GPIO_LCKR_LCK0_Pos (0U) 2328 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ 2329 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk 2330 #define GPIO_LCKR_LCK1_Pos (1U) 2331 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ 2332 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk 2333 #define GPIO_LCKR_LCK2_Pos (2U) 2334 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ 2335 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk 2336 #define GPIO_LCKR_LCK3_Pos (3U) 2337 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ 2338 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk 2339 #define GPIO_LCKR_LCK4_Pos (4U) 2340 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ 2341 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk 2342 #define GPIO_LCKR_LCK5_Pos (5U) 2343 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ 2344 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk 2345 #define GPIO_LCKR_LCK6_Pos (6U) 2346 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ 2347 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk 2348 #define GPIO_LCKR_LCK7_Pos (7U) 2349 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ 2350 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk 2351 #define GPIO_LCKR_LCK8_Pos (8U) 2352 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ 2353 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk 2354 #define GPIO_LCKR_LCK9_Pos (9U) 2355 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ 2356 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk 2357 #define GPIO_LCKR_LCK10_Pos (10U) 2358 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ 2359 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk 2360 #define GPIO_LCKR_LCK11_Pos (11U) 2361 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ 2362 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk 2363 #define GPIO_LCKR_LCK12_Pos (12U) 2364 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ 2365 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk 2366 #define GPIO_LCKR_LCK13_Pos (13U) 2367 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ 2368 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk 2369 #define GPIO_LCKR_LCK14_Pos (14U) 2370 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ 2371 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk 2372 #define GPIO_LCKR_LCK15_Pos (15U) 2373 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ 2374 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk 2375 #define GPIO_LCKR_LCKK_Pos (16U) 2376 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ 2377 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk 2378 2379 /****************** Bit definition for GPIO_AFRL register ********************/ 2380 #define GPIO_AFRL_AFSEL0_Pos (0U) 2381 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ 2382 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk 2383 #define GPIO_AFRL_AFSEL1_Pos (4U) 2384 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ 2385 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk 2386 #define GPIO_AFRL_AFSEL2_Pos (8U) 2387 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ 2388 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk 2389 #define GPIO_AFRL_AFSEL3_Pos (12U) 2390 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ 2391 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk 2392 #define GPIO_AFRL_AFSEL4_Pos (16U) 2393 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ 2394 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk 2395 #define GPIO_AFRL_AFSEL5_Pos (20U) 2396 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ 2397 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk 2398 #define GPIO_AFRL_AFSEL6_Pos (24U) 2399 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ 2400 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk 2401 #define GPIO_AFRL_AFSEL7_Pos (28U) 2402 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ 2403 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk 2404 2405 /****************** Bit definition for GPIO_AFRH register ********************/ 2406 #define GPIO_AFRH_AFSEL8_Pos (0U) 2407 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ 2408 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk 2409 #define GPIO_AFRH_AFSEL9_Pos (4U) 2410 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ 2411 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk 2412 #define GPIO_AFRH_AFSEL10_Pos (8U) 2413 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ 2414 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk 2415 #define GPIO_AFRH_AFSEL11_Pos (12U) 2416 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ 2417 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk 2418 #define GPIO_AFRH_AFSEL12_Pos (16U) 2419 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ 2420 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk 2421 #define GPIO_AFRH_AFSEL13_Pos (20U) 2422 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ 2423 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk 2424 #define GPIO_AFRH_AFSEL14_Pos (24U) 2425 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ 2426 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk 2427 #define GPIO_AFRH_AFSEL15_Pos (28U) 2428 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ 2429 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk 2430 2431 /****************** Bit definition for GPIO_BRR register *********************/ 2432 #define GPIO_BRR_BR_0 (0x00000001U) 2433 #define GPIO_BRR_BR_1 (0x00000002U) 2434 #define GPIO_BRR_BR_2 (0x00000004U) 2435 #define GPIO_BRR_BR_3 (0x00000008U) 2436 #define GPIO_BRR_BR_4 (0x00000010U) 2437 #define GPIO_BRR_BR_5 (0x00000020U) 2438 #define GPIO_BRR_BR_6 (0x00000040U) 2439 #define GPIO_BRR_BR_7 (0x00000080U) 2440 #define GPIO_BRR_BR_8 (0x00000100U) 2441 #define GPIO_BRR_BR_9 (0x00000200U) 2442 #define GPIO_BRR_BR_10 (0x00000400U) 2443 #define GPIO_BRR_BR_11 (0x00000800U) 2444 #define GPIO_BRR_BR_12 (0x00001000U) 2445 #define GPIO_BRR_BR_13 (0x00002000U) 2446 #define GPIO_BRR_BR_14 (0x00004000U) 2447 #define GPIO_BRR_BR_15 (0x00008000U) 2448 2449 /******************************************************************************/ 2450 /* */ 2451 /* Inter-integrated Circuit Interface (I2C) */ 2452 /* */ 2453 /******************************************************************************/ 2454 2455 /******************* Bit definition for I2C_CR1 register *******************/ 2456 #define I2C_CR1_PE_Pos (0U) 2457 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ 2458 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ 2459 #define I2C_CR1_TXIE_Pos (1U) 2460 #define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ 2461 #define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ 2462 #define I2C_CR1_RXIE_Pos (2U) 2463 #define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ 2464 #define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ 2465 #define I2C_CR1_ADDRIE_Pos (3U) 2466 #define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ 2467 #define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ 2468 #define I2C_CR1_NACKIE_Pos (4U) 2469 #define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ 2470 #define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ 2471 #define I2C_CR1_STOPIE_Pos (5U) 2472 #define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ 2473 #define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ 2474 #define I2C_CR1_TCIE_Pos (6U) 2475 #define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ 2476 #define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ 2477 #define I2C_CR1_ERRIE_Pos (7U) 2478 #define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ 2479 #define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ 2480 #define I2C_CR1_DNF_Pos (8U) 2481 #define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ 2482 #define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ 2483 #define I2C_CR1_ANFOFF_Pos (12U) 2484 #define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ 2485 #define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ 2486 #define I2C_CR1_TXDMAEN_Pos (14U) 2487 #define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ 2488 #define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ 2489 #define I2C_CR1_RXDMAEN_Pos (15U) 2490 #define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ 2491 #define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ 2492 #define I2C_CR1_SBC_Pos (16U) 2493 #define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ 2494 #define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ 2495 #define I2C_CR1_NOSTRETCH_Pos (17U) 2496 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ 2497 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ 2498 #define I2C_CR1_WUPEN_Pos (18U) 2499 #define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ 2500 #define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ 2501 #define I2C_CR1_GCEN_Pos (19U) 2502 #define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ 2503 #define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ 2504 #define I2C_CR1_SMBHEN_Pos (20U) 2505 #define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ 2506 #define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ 2507 #define I2C_CR1_SMBDEN_Pos (21U) 2508 #define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ 2509 #define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ 2510 #define I2C_CR1_ALERTEN_Pos (22U) 2511 #define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ 2512 #define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ 2513 #define I2C_CR1_PECEN_Pos (23U) 2514 #define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ 2515 #define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ 2516 2517 /****************** Bit definition for I2C_CR2 register ********************/ 2518 #define I2C_CR2_SADD_Pos (0U) 2519 #define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ 2520 #define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ 2521 #define I2C_CR2_RD_WRN_Pos (10U) 2522 #define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ 2523 #define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ 2524 #define I2C_CR2_ADD10_Pos (11U) 2525 #define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ 2526 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ 2527 #define I2C_CR2_HEAD10R_Pos (12U) 2528 #define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ 2529 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ 2530 #define I2C_CR2_START_Pos (13U) 2531 #define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ 2532 #define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ 2533 #define I2C_CR2_STOP_Pos (14U) 2534 #define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ 2535 #define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ 2536 #define I2C_CR2_NACK_Pos (15U) 2537 #define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ 2538 #define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ 2539 #define I2C_CR2_NBYTES_Pos (16U) 2540 #define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ 2541 #define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ 2542 #define I2C_CR2_RELOAD_Pos (24U) 2543 #define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ 2544 #define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ 2545 #define I2C_CR2_AUTOEND_Pos (25U) 2546 #define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ 2547 #define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ 2548 #define I2C_CR2_PECBYTE_Pos (26U) 2549 #define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ 2550 #define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ 2551 2552 /******************* Bit definition for I2C_OAR1 register ******************/ 2553 #define I2C_OAR1_OA1_Pos (0U) 2554 #define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ 2555 #define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ 2556 #define I2C_OAR1_OA1MODE_Pos (10U) 2557 #define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ 2558 #define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ 2559 #define I2C_OAR1_OA1EN_Pos (15U) 2560 #define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ 2561 #define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ 2562 2563 /******************* Bit definition for I2C_OAR2 register ******************/ 2564 #define I2C_OAR2_OA2_Pos (1U) 2565 #define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ 2566 #define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ 2567 #define I2C_OAR2_OA2MSK_Pos (8U) 2568 #define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ 2569 #define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ 2570 #define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */ 2571 #define I2C_OAR2_OA2MASK01_Pos (8U) 2572 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ 2573 #define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ 2574 #define I2C_OAR2_OA2MASK02_Pos (9U) 2575 #define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ 2576 #define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ 2577 #define I2C_OAR2_OA2MASK03_Pos (8U) 2578 #define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ 2579 #define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ 2580 #define I2C_OAR2_OA2MASK04_Pos (10U) 2581 #define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ 2582 #define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ 2583 #define I2C_OAR2_OA2MASK05_Pos (8U) 2584 #define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ 2585 #define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ 2586 #define I2C_OAR2_OA2MASK06_Pos (9U) 2587 #define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ 2588 #define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ 2589 #define I2C_OAR2_OA2MASK07_Pos (8U) 2590 #define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ 2591 #define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ 2592 #define I2C_OAR2_OA2EN_Pos (15U) 2593 #define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ 2594 #define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ 2595 2596 /******************* Bit definition for I2C_TIMINGR register *******************/ 2597 #define I2C_TIMINGR_SCLL_Pos (0U) 2598 #define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ 2599 #define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ 2600 #define I2C_TIMINGR_SCLH_Pos (8U) 2601 #define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ 2602 #define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ 2603 #define I2C_TIMINGR_SDADEL_Pos (16U) 2604 #define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ 2605 #define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ 2606 #define I2C_TIMINGR_SCLDEL_Pos (20U) 2607 #define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ 2608 #define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ 2609 #define I2C_TIMINGR_PRESC_Pos (28U) 2610 #define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ 2611 #define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ 2612 2613 /******************* Bit definition for I2C_TIMEOUTR register *******************/ 2614 #define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) 2615 #define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ 2616 #define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ 2617 #define I2C_TIMEOUTR_TIDLE_Pos (12U) 2618 #define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ 2619 #define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ 2620 #define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) 2621 #define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ 2622 #define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ 2623 #define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) 2624 #define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ 2625 #define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ 2626 #define I2C_TIMEOUTR_TEXTEN_Pos (31U) 2627 #define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ 2628 #define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ 2629 2630 /****************** Bit definition for I2C_ISR register *********************/ 2631 #define I2C_ISR_TXE_Pos (0U) 2632 #define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ 2633 #define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ 2634 #define I2C_ISR_TXIS_Pos (1U) 2635 #define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ 2636 #define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ 2637 #define I2C_ISR_RXNE_Pos (2U) 2638 #define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ 2639 #define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ 2640 #define I2C_ISR_ADDR_Pos (3U) 2641 #define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ 2642 #define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ 2643 #define I2C_ISR_NACKF_Pos (4U) 2644 #define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ 2645 #define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ 2646 #define I2C_ISR_STOPF_Pos (5U) 2647 #define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ 2648 #define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ 2649 #define I2C_ISR_TC_Pos (6U) 2650 #define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ 2651 #define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ 2652 #define I2C_ISR_TCR_Pos (7U) 2653 #define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ 2654 #define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ 2655 #define I2C_ISR_BERR_Pos (8U) 2656 #define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ 2657 #define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ 2658 #define I2C_ISR_ARLO_Pos (9U) 2659 #define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ 2660 #define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ 2661 #define I2C_ISR_OVR_Pos (10U) 2662 #define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ 2663 #define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ 2664 #define I2C_ISR_PECERR_Pos (11U) 2665 #define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ 2666 #define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ 2667 #define I2C_ISR_TIMEOUT_Pos (12U) 2668 #define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ 2669 #define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ 2670 #define I2C_ISR_ALERT_Pos (13U) 2671 #define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ 2672 #define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ 2673 #define I2C_ISR_BUSY_Pos (15U) 2674 #define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ 2675 #define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ 2676 #define I2C_ISR_DIR_Pos (16U) 2677 #define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ 2678 #define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ 2679 #define I2C_ISR_ADDCODE_Pos (17U) 2680 #define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ 2681 #define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ 2682 2683 /****************** Bit definition for I2C_ICR register *********************/ 2684 #define I2C_ICR_ADDRCF_Pos (3U) 2685 #define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ 2686 #define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ 2687 #define I2C_ICR_NACKCF_Pos (4U) 2688 #define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ 2689 #define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ 2690 #define I2C_ICR_STOPCF_Pos (5U) 2691 #define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ 2692 #define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ 2693 #define I2C_ICR_BERRCF_Pos (8U) 2694 #define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ 2695 #define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ 2696 #define I2C_ICR_ARLOCF_Pos (9U) 2697 #define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ 2698 #define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ 2699 #define I2C_ICR_OVRCF_Pos (10U) 2700 #define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ 2701 #define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ 2702 #define I2C_ICR_PECCF_Pos (11U) 2703 #define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ 2704 #define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ 2705 #define I2C_ICR_TIMOUTCF_Pos (12U) 2706 #define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ 2707 #define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ 2708 #define I2C_ICR_ALERTCF_Pos (13U) 2709 #define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ 2710 #define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ 2711 2712 /****************** Bit definition for I2C_PECR register *********************/ 2713 #define I2C_PECR_PEC_Pos (0U) 2714 #define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ 2715 #define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ 2716 2717 /****************** Bit definition for I2C_RXDR register *********************/ 2718 #define I2C_RXDR_RXDATA_Pos (0U) 2719 #define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ 2720 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ 2721 2722 /****************** Bit definition for I2C_TXDR register *********************/ 2723 #define I2C_TXDR_TXDATA_Pos (0U) 2724 #define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ 2725 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ 2726 2727 /******************************************************************************/ 2728 /* */ 2729 /* Independent WATCHDOG (IWDG) */ 2730 /* */ 2731 /******************************************************************************/ 2732 /******************* Bit definition for IWDG_KR register ********************/ 2733 #define IWDG_KR_KEY_Pos (0U) 2734 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ 2735 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */ 2736 2737 /******************* Bit definition for IWDG_PR register ********************/ 2738 #define IWDG_PR_PR_Pos (0U) 2739 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ 2740 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */ 2741 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */ 2742 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */ 2743 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */ 2744 2745 /******************* Bit definition for IWDG_RLR register *******************/ 2746 #define IWDG_RLR_RL_Pos (0U) 2747 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ 2748 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */ 2749 2750 /******************* Bit definition for IWDG_SR register ********************/ 2751 #define IWDG_SR_PVU_Pos (0U) 2752 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ 2753 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */ 2754 #define IWDG_SR_RVU_Pos (1U) 2755 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ 2756 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */ 2757 #define IWDG_SR_WVU_Pos (2U) 2758 #define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) /*!< 0x00000004 */ 2759 #define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */ 2760 2761 /******************* Bit definition for IWDG_KR register ********************/ 2762 #define IWDG_WINR_WIN_Pos (0U) 2763 #define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */ 2764 #define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */ 2765 2766 /******************************************************************************/ 2767 /* */ 2768 /* Low Power Timer (LPTTIM) */ 2769 /* */ 2770 /******************************************************************************/ 2771 /****************** Bit definition for LPTIM_ISR register *******************/ 2772 #define LPTIM_ISR_CMPM_Pos (0U) 2773 #define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */ 2774 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */ 2775 #define LPTIM_ISR_ARRM_Pos (1U) 2776 #define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */ 2777 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */ 2778 #define LPTIM_ISR_EXTTRIG_Pos (2U) 2779 #define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */ 2780 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */ 2781 #define LPTIM_ISR_CMPOK_Pos (3U) 2782 #define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */ 2783 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */ 2784 #define LPTIM_ISR_ARROK_Pos (4U) 2785 #define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */ 2786 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */ 2787 #define LPTIM_ISR_UP_Pos (5U) 2788 #define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */ 2789 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */ 2790 #define LPTIM_ISR_DOWN_Pos (6U) 2791 #define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */ 2792 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */ 2793 2794 /****************** Bit definition for LPTIM_ICR register *******************/ 2795 #define LPTIM_ICR_CMPMCF_Pos (0U) 2796 #define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */ 2797 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */ 2798 #define LPTIM_ICR_ARRMCF_Pos (1U) 2799 #define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */ 2800 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */ 2801 #define LPTIM_ICR_EXTTRIGCF_Pos (2U) 2802 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */ 2803 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */ 2804 #define LPTIM_ICR_CMPOKCF_Pos (3U) 2805 #define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */ 2806 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */ 2807 #define LPTIM_ICR_ARROKCF_Pos (4U) 2808 #define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */ 2809 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */ 2810 #define LPTIM_ICR_UPCF_Pos (5U) 2811 #define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */ 2812 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */ 2813 #define LPTIM_ICR_DOWNCF_Pos (6U) 2814 #define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */ 2815 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */ 2816 2817 /****************** Bit definition for LPTIM_IER register ********************/ 2818 #define LPTIM_IER_CMPMIE_Pos (0U) 2819 #define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */ 2820 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */ 2821 #define LPTIM_IER_ARRMIE_Pos (1U) 2822 #define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */ 2823 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */ 2824 #define LPTIM_IER_EXTTRIGIE_Pos (2U) 2825 #define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */ 2826 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */ 2827 #define LPTIM_IER_CMPOKIE_Pos (3U) 2828 #define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */ 2829 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */ 2830 #define LPTIM_IER_ARROKIE_Pos (4U) 2831 #define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */ 2832 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */ 2833 #define LPTIM_IER_UPIE_Pos (5U) 2834 #define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */ 2835 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */ 2836 #define LPTIM_IER_DOWNIE_Pos (6U) 2837 #define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */ 2838 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */ 2839 2840 /****************** Bit definition for LPTIM_CFGR register *******************/ 2841 #define LPTIM_CFGR_CKSEL_Pos (0U) 2842 #define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */ 2843 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */ 2844 2845 #define LPTIM_CFGR_CKPOL_Pos (1U) 2846 #define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */ 2847 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */ 2848 #define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */ 2849 #define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */ 2850 2851 #define LPTIM_CFGR_CKFLT_Pos (3U) 2852 #define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */ 2853 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */ 2854 #define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */ 2855 #define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */ 2856 2857 #define LPTIM_CFGR_TRGFLT_Pos (6U) 2858 #define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */ 2859 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */ 2860 #define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */ 2861 #define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */ 2862 2863 #define LPTIM_CFGR_PRESC_Pos (9U) 2864 #define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */ 2865 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */ 2866 #define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */ 2867 #define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */ 2868 #define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */ 2869 2870 #define LPTIM_CFGR_TRIGSEL_Pos (13U) 2871 #define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */ 2872 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */ 2873 #define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */ 2874 #define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */ 2875 #define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */ 2876 2877 #define LPTIM_CFGR_TRIGEN_Pos (17U) 2878 #define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */ 2879 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */ 2880 #define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */ 2881 #define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */ 2882 2883 #define LPTIM_CFGR_TIMOUT_Pos (19U) 2884 #define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */ 2885 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */ 2886 #define LPTIM_CFGR_WAVE_Pos (20U) 2887 #define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */ 2888 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */ 2889 #define LPTIM_CFGR_WAVPOL_Pos (21U) 2890 #define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */ 2891 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */ 2892 #define LPTIM_CFGR_PRELOAD_Pos (22U) 2893 #define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */ 2894 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */ 2895 #define LPTIM_CFGR_COUNTMODE_Pos (23U) 2896 #define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */ 2897 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */ 2898 #define LPTIM_CFGR_ENC_Pos (24U) 2899 #define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */ 2900 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */ 2901 2902 /****************** Bit definition for LPTIM_CR register ********************/ 2903 #define LPTIM_CR_ENABLE_Pos (0U) 2904 #define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */ 2905 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */ 2906 #define LPTIM_CR_SNGSTRT_Pos (1U) 2907 #define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */ 2908 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */ 2909 #define LPTIM_CR_CNTSTRT_Pos (2U) 2910 #define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */ 2911 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */ 2912 2913 /****************** Bit definition for LPTIM_CMP register *******************/ 2914 #define LPTIM_CMP_CMP_Pos (0U) 2915 #define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */ 2916 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */ 2917 2918 /****************** Bit definition for LPTIM_ARR register *******************/ 2919 #define LPTIM_ARR_ARR_Pos (0U) 2920 #define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 2921 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */ 2922 2923 /****************** Bit definition for LPTIM_CNT register *******************/ 2924 #define LPTIM_CNT_CNT_Pos (0U) 2925 #define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 2926 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */ 2927 2928 /******************************************************************************/ 2929 /* */ 2930 /* Power Control (PWR) */ 2931 /* */ 2932 /******************************************************************************/ 2933 2934 /******************** Bit definition for PWR_CR register ********************/ 2935 #define PWR_CR_LPSDSR_Pos (0U) 2936 #define PWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos) /*!< 0x00000001 */ 2937 #define PWR_CR_LPSDSR PWR_CR_LPSDSR_Msk /*!< Low-power deepsleep/sleep/low power run */ 2938 #define PWR_CR_PDDS_Pos (1U) 2939 #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ 2940 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ 2941 #define PWR_CR_CWUF_Pos (2U) 2942 #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ 2943 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ 2944 #define PWR_CR_CSBF_Pos (3U) 2945 #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ 2946 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ 2947 2948 #define PWR_CR_DBP_Pos (8U) 2949 #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ 2950 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ 2951 #define PWR_CR_ULP_Pos (9U) 2952 #define PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos) /*!< 0x00000200 */ 2953 #define PWR_CR_ULP PWR_CR_ULP_Msk /*!< Ultra Low Power mode */ 2954 #define PWR_CR_FWU_Pos (10U) 2955 #define PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos) /*!< 0x00000400 */ 2956 #define PWR_CR_FWU PWR_CR_FWU_Msk /*!< Fast wakeup */ 2957 2958 #define PWR_CR_VOS_Pos (11U) 2959 #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x00001800 */ 2960 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Voltage scaling range selection) */ 2961 #define PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos) /*!< 0x00000800 */ 2962 #define PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos) /*!< 0x00001000 */ 2963 #define PWR_CR_DSEEKOFF_Pos (13U) 2964 #define PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos) /*!< 0x00002000 */ 2965 #define PWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk /*!< Deep Sleep mode with EEPROM kept Off */ 2966 #define PWR_CR_LPRUN_Pos (14U) 2967 #define PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos) /*!< 0x00004000 */ 2968 #define PWR_CR_LPRUN PWR_CR_LPRUN_Msk /*!< Low power run mode */ 2969 2970 /******************* Bit definition for PWR_CSR register ********************/ 2971 #define PWR_CSR_WUF_Pos (0U) 2972 #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ 2973 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ 2974 #define PWR_CSR_SBF_Pos (1U) 2975 #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ 2976 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ 2977 #define PWR_CSR_VREFINTRDYF_Pos (3U) 2978 #define PWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos) /*!< 0x00000008 */ 2979 #define PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk /*!< Internal voltage reference (VREFINT) ready flag */ 2980 #define PWR_CSR_VOSF_Pos (4U) 2981 #define PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos) /*!< 0x00000010 */ 2982 #define PWR_CSR_VOSF PWR_CSR_VOSF_Msk /*!< Voltage Scaling select flag */ 2983 #define PWR_CSR_REGLPF_Pos (5U) 2984 #define PWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos) /*!< 0x00000020 */ 2985 #define PWR_CSR_REGLPF PWR_CSR_REGLPF_Msk /*!< Regulator LP flag */ 2986 2987 #define PWR_CSR_EWUP1_Pos (8U) 2988 #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */ 2989 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */ 2990 #define PWR_CSR_EWUP2_Pos (9U) 2991 #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000200 */ 2992 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */ 2993 2994 /******************************************************************************/ 2995 /* */ 2996 /* Reset and Clock Control */ 2997 /* */ 2998 /******************************************************************************/ 2999 /* 3000 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 3001 */ 3002 #define RCC_HSECSS_SUPPORT /*!< HSE CSS feature activation support */ 3003 3004 /******************** Bit definition for RCC_CR register ********************/ 3005 #define RCC_CR_HSION_Pos (0U) 3006 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ 3007 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */ 3008 #define RCC_CR_HSIKERON_Pos (1U) 3009 #define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) /*!< 0x00000002 */ 3010 #define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed clock enable for some IPs Kernel */ 3011 #define RCC_CR_HSIRDY_Pos (2U) 3012 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000004 */ 3013 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */ 3014 #define RCC_CR_HSIDIVEN_Pos (3U) 3015 #define RCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos) /*!< 0x00000008 */ 3016 #define RCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk /*!< Internal High Speed clock divider enable */ 3017 #define RCC_CR_HSIDIVF_Pos (4U) 3018 #define RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) /*!< 0x00000010 */ 3019 #define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk /*!< Internal High Speed clock divider flag */ 3020 #define RCC_CR_HSIOUTEN_Pos (5U) 3021 #define RCC_CR_HSIOUTEN_Msk (0x1UL << RCC_CR_HSIOUTEN_Pos) /*!< 0x00000020 */ 3022 #define RCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk /*!< Internal High Speed clock out enable */ 3023 #define RCC_CR_MSION_Pos (8U) 3024 #define RCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos) /*!< 0x00000100 */ 3025 #define RCC_CR_MSION RCC_CR_MSION_Msk /*!< Internal Multi Speed clock enable */ 3026 #define RCC_CR_MSIRDY_Pos (9U) 3027 #define RCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos) /*!< 0x00000200 */ 3028 #define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk /*!< Internal Multi Speed clock ready flag */ 3029 #define RCC_CR_HSEON_Pos (16U) 3030 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ 3031 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */ 3032 #define RCC_CR_HSERDY_Pos (17U) 3033 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ 3034 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */ 3035 #define RCC_CR_HSEBYP_Pos (18U) 3036 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ 3037 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */ 3038 #define RCC_CR_CSSHSEON_Pos (19U) 3039 #define RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) /*!< 0x00080000 */ 3040 #define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk /*!< HSE Clock Security System enable */ 3041 #define RCC_CR_RTCPRE_Pos (20U) 3042 #define RCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos) /*!< 0x00300000 */ 3043 #define RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk /*!< RTC prescaler [1:0] bits */ 3044 #define RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos) /*!< 0x00100000 */ 3045 #define RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos) /*!< 0x00200000 */ 3046 #define RCC_CR_PLLON_Pos (24U) 3047 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ 3048 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */ 3049 #define RCC_CR_PLLRDY_Pos (25U) 3050 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ 3051 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */ 3052 3053 /* Reference defines */ 3054 #define RCC_CR_CSSON RCC_CR_CSSHSEON 3055 3056 /******************** Bit definition for RCC_ICSCR register *****************/ 3057 #define RCC_ICSCR_HSICAL_Pos (0U) 3058 #define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) /*!< 0x000000FF */ 3059 #define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< Internal High Speed clock Calibration */ 3060 #define RCC_ICSCR_HSITRIM_Pos (8U) 3061 #define RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x00001F00 */ 3062 #define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< Internal High Speed clock trimming */ 3063 3064 #define RCC_ICSCR_MSIRANGE_Pos (13U) 3065 #define RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000E000 */ 3066 #define RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk /*!< Internal Multi Speed clock Range */ 3067 #define RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00000000 */ 3068 #define RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00002000 */ 3069 #define RCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00004000 */ 3070 #define RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00006000 */ 3071 #define RCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00008000 */ 3072 #define RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000A000 */ 3073 #define RCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000C000 */ 3074 #define RCC_ICSCR_MSICAL_Pos (16U) 3075 #define RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos) /*!< 0x00FF0000 */ 3076 #define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk /*!< Internal Multi Speed clock Calibration */ 3077 #define RCC_ICSCR_MSITRIM_Pos (24U) 3078 #define RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos) /*!< 0xFF000000 */ 3079 #define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk /*!< Internal Multi Speed clock trimming */ 3080 3081 3082 /******************* Bit definition for RCC_CFGR register *******************/ 3083 /*!< SW configuration */ 3084 #define RCC_CFGR_SW_Pos (0U) 3085 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ 3086 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ 3087 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ 3088 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ 3089 3090 #define RCC_CFGR_SW_MSI (0x00000000U) /*!< MSI selected as system clock */ 3091 #define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI selected as system clock */ 3092 #define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE selected as system clock */ 3093 #define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selected as system clock */ 3094 3095 /*!< SWS configuration */ 3096 #define RCC_CFGR_SWS_Pos (2U) 3097 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ 3098 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ 3099 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ 3100 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ 3101 3102 #define RCC_CFGR_SWS_MSI (0x00000000U) /*!< MSI oscillator used as system clock */ 3103 #define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI oscillator used as system clock */ 3104 #define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */ 3105 #define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */ 3106 3107 /*!< HPRE configuration */ 3108 #define RCC_CFGR_HPRE_Pos (4U) 3109 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ 3110 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ 3111 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ 3112 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ 3113 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ 3114 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ 3115 3116 #define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */ 3117 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */ 3118 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */ 3119 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */ 3120 #define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */ 3121 #define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */ 3122 #define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */ 3123 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */ 3124 #define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */ 3125 3126 /*!< PPRE1 configuration */ 3127 #define RCC_CFGR_PPRE1_Pos (8U) 3128 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */ 3129 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ 3130 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */ 3131 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */ 3132 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ 3133 3134 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */ 3135 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */ 3136 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */ 3137 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */ 3138 #define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */ 3139 3140 /*!< PPRE2 configuration */ 3141 #define RCC_CFGR_PPRE2_Pos (11U) 3142 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */ 3143 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ 3144 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */ 3145 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */ 3146 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ 3147 3148 #define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */ 3149 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */ 3150 #define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */ 3151 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */ 3152 #define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */ 3153 3154 #define RCC_CFGR_STOPWUCK_Pos (15U) 3155 #define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) /*!< 0x00008000 */ 3156 #define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk /*!< Wake Up from Stop Clock selection */ 3157 3158 /*!< PLL entry clock source*/ 3159 #define RCC_CFGR_PLLSRC_Pos (16U) 3160 #define RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */ 3161 #define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */ 3162 3163 #define RCC_CFGR_PLLSRC_HSI (0x00000000U) /*!< HSI as PLL entry clock source */ 3164 #define RCC_CFGR_PLLSRC_HSE (0x00010000U) /*!< HSE as PLL entry clock source */ 3165 3166 3167 /*!< PLLMUL configuration */ 3168 #define RCC_CFGR_PLLMUL_Pos (18U) 3169 #define RCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */ 3170 #define RCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ 3171 #define RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */ 3172 #define RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */ 3173 #define RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */ 3174 #define RCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */ 3175 3176 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock * 3 */ 3177 #define RCC_CFGR_PLLMUL4 (0x00040000U) /*!< PLL input clock * 4 */ 3178 #define RCC_CFGR_PLLMUL6 (0x00080000U) /*!< PLL input clock * 6 */ 3179 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock * 8 */ 3180 #define RCC_CFGR_PLLMUL12 (0x00100000U) /*!< PLL input clock * 12 */ 3181 #define RCC_CFGR_PLLMUL16 (0x00140000U) /*!< PLL input clock * 16 */ 3182 #define RCC_CFGR_PLLMUL24 (0x00180000U) /*!< PLL input clock * 24 */ 3183 #define RCC_CFGR_PLLMUL32 (0x001C0000U) /*!< PLL input clock * 32 */ 3184 #define RCC_CFGR_PLLMUL48 (0x00200000U) /*!< PLL input clock * 48 */ 3185 3186 /*!< PLLDIV configuration */ 3187 #define RCC_CFGR_PLLDIV_Pos (22U) 3188 #define RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00C00000 */ 3189 #define RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk /*!< PLLDIV[1:0] bits (PLL Output Division) */ 3190 #define RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00400000 */ 3191 #define RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00800000 */ 3192 3193 #define RCC_CFGR_PLLDIV2_Pos (22U) 3194 #define RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos) /*!< 0x00400000 */ 3195 #define RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk /*!< PLL clock output = CKVCO / 2 */ 3196 #define RCC_CFGR_PLLDIV3_Pos (23U) 3197 #define RCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos) /*!< 0x00800000 */ 3198 #define RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk /*!< PLL clock output = CKVCO / 3 */ 3199 #define RCC_CFGR_PLLDIV4_Pos (22U) 3200 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */ 3201 #define RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk /*!< PLL clock output = CKVCO / 4 */ 3202 3203 /*!< MCO configuration */ 3204 #define RCC_CFGR_MCOSEL_Pos (24U) 3205 #define RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */ 3206 #define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCO[3:0] bits (Microcontroller Clock Output) */ 3207 #define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */ 3208 #define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */ 3209 #define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */ 3210 #define RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */ 3211 3212 #define RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) /*!< No clock */ 3213 #define RCC_CFGR_MCOSEL_SYSCLK_Pos (24U) 3214 #define RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos) /*!< 0x01000000 */ 3215 #define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk /*!< System clock selected as MCO source */ 3216 #define RCC_CFGR_MCOSEL_HSI_Pos (25U) 3217 #define RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos) /*!< 0x02000000 */ 3218 #define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk /*!< Internal 16 MHz RC oscillator clock selected */ 3219 #define RCC_CFGR_MCOSEL_MSI_Pos (24U) 3220 #define RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos) /*!< 0x03000000 */ 3221 #define RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk /*!< Internal Medium Speed RC oscillator clock selected */ 3222 #define RCC_CFGR_MCOSEL_HSE_Pos (26U) 3223 #define RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos) /*!< 0x04000000 */ 3224 #define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk /*!< External 1-25 MHz oscillator clock selected */ 3225 #define RCC_CFGR_MCOSEL_PLL_Pos (24U) 3226 #define RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos) /*!< 0x05000000 */ 3227 #define RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk /*!< PLL clock divided */ 3228 #define RCC_CFGR_MCOSEL_LSI_Pos (25U) 3229 #define RCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos) /*!< 0x06000000 */ 3230 #define RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk /*!< LSI selected */ 3231 #define RCC_CFGR_MCOSEL_LSE_Pos (24U) 3232 #define RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos) /*!< 0x07000000 */ 3233 #define RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk /*!< LSE selected */ 3234 3235 #define RCC_CFGR_MCOPRE_Pos (28U) 3236 #define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */ 3237 #define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */ 3238 #define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */ 3239 #define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */ 3240 #define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */ 3241 3242 #define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */ 3243 #define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */ 3244 #define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */ 3245 #define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */ 3246 #define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */ 3247 3248 /* Legacy defines */ 3249 #define RCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK 3250 #define RCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK 3251 #define RCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI 3252 #define RCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI 3253 #define RCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE 3254 #define RCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL 3255 #define RCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI 3256 #define RCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE 3257 #ifdef RCC_CFGR_MCOSEL_HSI48 3258 #define RCC_CFGR_MCO_HSI48 RCC_CFGR_MCOSEL_HSI48 3259 #endif 3260 3261 #define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE /*!< MCO prescaler */ 3262 #define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO is divided by 1 */ 3263 #define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO is divided by 1 */ 3264 #define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO is divided by 1 */ 3265 #define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO is divided by 1 */ 3266 #define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO is divided by 1 */ 3267 3268 /*!<****************** Bit definition for RCC_CIER register ********************/ 3269 #define RCC_CIER_LSIRDYIE_Pos (0U) 3270 #define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */ 3271 #define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */ 3272 #define RCC_CIER_LSERDYIE_Pos (1U) 3273 #define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */ 3274 #define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */ 3275 #define RCC_CIER_HSIRDYIE_Pos (2U) 3276 #define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000004 */ 3277 #define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */ 3278 #define RCC_CIER_HSERDYIE_Pos (3U) 3279 #define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000008 */ 3280 #define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */ 3281 #define RCC_CIER_PLLRDYIE_Pos (4U) 3282 #define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000010 */ 3283 #define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */ 3284 #define RCC_CIER_MSIRDYIE_Pos (5U) 3285 #define RCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos) /*!< 0x00000020 */ 3286 #define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk /*!< MSI Ready Interrupt Enable */ 3287 #define RCC_CIER_CSSLSE_Pos (7U) 3288 #define RCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos) /*!< 0x00000080 */ 3289 #define RCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk /*!< LSE CSS Interrupt Enable */ 3290 3291 /* Reference defines */ 3292 #define RCC_CIER_LSECSSIE RCC_CIER_CSSLSE 3293 3294 /*!<****************** Bit definition for RCC_CIFR register ********************/ 3295 #define RCC_CIFR_LSIRDYF_Pos (0U) 3296 #define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */ 3297 #define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */ 3298 #define RCC_CIFR_LSERDYF_Pos (1U) 3299 #define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */ 3300 #define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */ 3301 #define RCC_CIFR_HSIRDYF_Pos (2U) 3302 #define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000004 */ 3303 #define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */ 3304 #define RCC_CIFR_HSERDYF_Pos (3U) 3305 #define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000008 */ 3306 #define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */ 3307 #define RCC_CIFR_PLLRDYF_Pos (4U) 3308 #define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000010 */ 3309 #define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */ 3310 #define RCC_CIFR_MSIRDYF_Pos (5U) 3311 #define RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos) /*!< 0x00000020 */ 3312 #define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk /*!< MSI Ready Interrupt flag */ 3313 #define RCC_CIFR_CSSLSEF_Pos (7U) 3314 #define RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos) /*!< 0x00000080 */ 3315 #define RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk /*!< LSE Clock Security System Interrupt flag */ 3316 #define RCC_CIFR_CSSHSEF_Pos (8U) 3317 #define RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos) /*!< 0x00000100 */ 3318 #define RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk /*!< HSE Clock Security System Interrupt flag */ 3319 3320 /* Reference defines */ 3321 #define RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF 3322 #define RCC_CIFR_CSSF RCC_CIFR_CSSHSEF 3323 3324 /*!<****************** Bit definition for RCC_CICR register ********************/ 3325 #define RCC_CICR_LSIRDYC_Pos (0U) 3326 #define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */ 3327 #define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */ 3328 #define RCC_CICR_LSERDYC_Pos (1U) 3329 #define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */ 3330 #define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */ 3331 #define RCC_CICR_HSIRDYC_Pos (2U) 3332 #define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000004 */ 3333 #define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */ 3334 #define RCC_CICR_HSERDYC_Pos (3U) 3335 #define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) /*!< 0x00000008 */ 3336 #define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */ 3337 #define RCC_CICR_PLLRDYC_Pos (4U) 3338 #define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000010 */ 3339 #define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */ 3340 #define RCC_CICR_MSIRDYC_Pos (5U) 3341 #define RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos) /*!< 0x00000020 */ 3342 #define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk /*!< MSI Ready Interrupt Clear */ 3343 #define RCC_CICR_CSSLSEC_Pos (7U) 3344 #define RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos) /*!< 0x00000080 */ 3345 #define RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk /*!< LSE Clock Security System Interrupt Clear */ 3346 #define RCC_CICR_CSSHSEC_Pos (8U) 3347 #define RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos) /*!< 0x00000100 */ 3348 #define RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk /*!< HSE Clock Security System Interrupt Clear */ 3349 3350 /* Reference defines */ 3351 #define RCC_CICR_LSECSSC RCC_CICR_CSSLSEC 3352 #define RCC_CICR_CSSC RCC_CICR_CSSHSEC 3353 /***************** Bit definition for RCC_IOPRSTR register ******************/ 3354 #define RCC_IOPRSTR_IOPARST_Pos (0U) 3355 #define RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos) /*!< 0x00000001 */ 3356 #define RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk /*!< GPIO port A reset */ 3357 #define RCC_IOPRSTR_IOPBRST_Pos (1U) 3358 #define RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos) /*!< 0x00000002 */ 3359 #define RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk /*!< GPIO port B reset */ 3360 #define RCC_IOPRSTR_IOPCRST_Pos (2U) 3361 #define RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos) /*!< 0x00000004 */ 3362 #define RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk /*!< GPIO port C reset */ 3363 #define RCC_IOPRSTR_IOPDRST_Pos (3U) 3364 #define RCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos) /*!< 0x00000008 */ 3365 #define RCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk /*!< GPIO port D reset */ 3366 #define RCC_IOPRSTR_IOPERST_Pos (4U) 3367 #define RCC_IOPRSTR_IOPERST_Msk (0x1UL << RCC_IOPRSTR_IOPERST_Pos) /*!< 0x00000010 */ 3368 #define RCC_IOPRSTR_IOPERST RCC_IOPRSTR_IOPERST_Msk /*!< GPIO port E reset */ 3369 #define RCC_IOPRSTR_IOPHRST_Pos (7U) 3370 #define RCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos) /*!< 0x00000080 */ 3371 #define RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk /*!< GPIO port H reset */ 3372 3373 /* Reference defines */ 3374 #define RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST /*!< GPIO port A reset */ 3375 #define RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST /*!< GPIO port B reset */ 3376 #define RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST /*!< GPIO port C reset */ 3377 #define RCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST /*!< GPIO port D reset */ 3378 #define RCC_IOPRSTR_GPIOERST RCC_IOPRSTR_IOPERST /*!< GPIO port E reset */ 3379 #define RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST /*!< GPIO port H reset */ 3380 3381 3382 /****************** Bit definition for RCC_AHBRST register ******************/ 3383 #define RCC_AHBRSTR_DMARST_Pos (0U) 3384 #define RCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos) /*!< 0x00000001 */ 3385 #define RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk /*!< DMA1 reset */ 3386 #define RCC_AHBRSTR_MIFRST_Pos (8U) 3387 #define RCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos) /*!< 0x00000100 */ 3388 #define RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk /*!< Memory interface reset */ 3389 #define RCC_AHBRSTR_CRCRST_Pos (12U) 3390 #define RCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos) /*!< 0x00001000 */ 3391 #define RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk /*!< CRC reset */ 3392 3393 /* Reference defines */ 3394 #define RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST /*!< DMA1 reset */ 3395 3396 /***************** Bit definition for RCC_APB2RSTR register *****************/ 3397 #define RCC_APB2RSTR_SYSCFGRST_Pos (0U) 3398 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */ 3399 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk /*!< SYSCFG reset */ 3400 #define RCC_APB2RSTR_TIM21RST_Pos (2U) 3401 #define RCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos) /*!< 0x00000004 */ 3402 #define RCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk /*!< TIM21 reset */ 3403 #define RCC_APB2RSTR_TIM22RST_Pos (5U) 3404 #define RCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos) /*!< 0x00000020 */ 3405 #define RCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk /*!< TIM22 reset */ 3406 #define RCC_APB2RSTR_ADCRST_Pos (9U) 3407 #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000200 */ 3408 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk /*!< ADC1 reset */ 3409 #define RCC_APB2RSTR_SPI1RST_Pos (12U) 3410 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ 3411 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI1 reset */ 3412 #define RCC_APB2RSTR_DBGRST_Pos (22U) 3413 #define RCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos) /*!< 0x00400000 */ 3414 #define RCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk /*!< DBGMCU reset */ 3415 3416 /* Reference defines */ 3417 #define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST /*!< ADC1 reset */ 3418 #define RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST /*!< DBGMCU reset */ 3419 3420 /***************** Bit definition for RCC_APB1RSTR register *****************/ 3421 #define RCC_APB1RSTR_TIM2RST_Pos (0U) 3422 #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ 3423 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */ 3424 #define RCC_APB1RSTR_WWDGRST_Pos (11U) 3425 #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ 3426 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */ 3427 #define RCC_APB1RSTR_USART2RST_Pos (17U) 3428 #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ 3429 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */ 3430 #define RCC_APB1RSTR_LPUART1RST_Pos (18U) 3431 #define RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos) /*!< 0x00040000 */ 3432 #define RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk /*!< LPUART1 reset */ 3433 #define RCC_APB1RSTR_I2C1RST_Pos (21U) 3434 #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ 3435 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */ 3436 #define RCC_APB1RSTR_PWRRST_Pos (28U) 3437 #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ 3438 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< PWR reset */ 3439 #define RCC_APB1RSTR_LPTIM1RST_Pos (31U) 3440 #define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x80000000 */ 3441 #define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk /*!< LPTIM1 reset */ 3442 3443 /***************** Bit definition for RCC_IOPENR register ******************/ 3444 #define RCC_IOPENR_IOPAEN_Pos (0U) 3445 #define RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos) /*!< 0x00000001 */ 3446 #define RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk /*!< GPIO port A clock enable */ 3447 #define RCC_IOPENR_IOPBEN_Pos (1U) 3448 #define RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos) /*!< 0x00000002 */ 3449 #define RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk /*!< GPIO port B clock enable */ 3450 #define RCC_IOPENR_IOPCEN_Pos (2U) 3451 #define RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos) /*!< 0x00000004 */ 3452 #define RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk /*!< GPIO port C clock enable */ 3453 #define RCC_IOPENR_IOPDEN_Pos (3U) 3454 #define RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos) /*!< 0x00000008 */ 3455 #define RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk /*!< GPIO port D clock enable */ 3456 #define RCC_IOPENR_IOPEEN_Pos (4U) 3457 #define RCC_IOPENR_IOPEEN_Msk (0x1UL << RCC_IOPENR_IOPEEN_Pos) /*!< 0x00000010 */ 3458 #define RCC_IOPENR_IOPEEN RCC_IOPENR_IOPEEN_Msk /*!< GPIO port E clock enable */ 3459 #define RCC_IOPENR_IOPHEN_Pos (7U) 3460 #define RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos) /*!< 0x00000080 */ 3461 #define RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk /*!< GPIO port H clock enable */ 3462 3463 /* Reference defines */ 3464 #define RCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN /*!< GPIO port A clock enable */ 3465 #define RCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN /*!< GPIO port B clock enable */ 3466 #define RCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN /*!< GPIO port C clock enable */ 3467 #define RCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN /*!< GPIO port D clock enable */ 3468 #define RCC_IOPENR_GPIOEEN RCC_IOPENR_IOPEEN /*!< GPIO port E clock enable */ 3469 #define RCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN /*!< GPIO port H clock enable */ 3470 3471 /***************** Bit definition for RCC_AHBENR register ******************/ 3472 #define RCC_AHBENR_DMAEN_Pos (0U) 3473 #define RCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos) /*!< 0x00000001 */ 3474 #define RCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk /*!< DMA1 clock enable */ 3475 #define RCC_AHBENR_MIFEN_Pos (8U) 3476 #define RCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos) /*!< 0x00000100 */ 3477 #define RCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk /*!< NVM interface clock enable bit */ 3478 #define RCC_AHBENR_CRCEN_Pos (12U) 3479 #define RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00001000 */ 3480 #define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */ 3481 3482 /* Reference defines */ 3483 #define RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN /*!< DMA1 clock enable */ 3484 3485 /***************** Bit definition for RCC_APB2ENR register ******************/ 3486 #define RCC_APB2ENR_SYSCFGEN_Pos (0U) 3487 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00000001 */ 3488 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk /*!< SYSCFG clock enable */ 3489 #define RCC_APB2ENR_TIM21EN_Pos (2U) 3490 #define RCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos) /*!< 0x00000004 */ 3491 #define RCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk /*!< TIM21 clock enable */ 3492 #define RCC_APB2ENR_TIM22EN_Pos (5U) 3493 #define RCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos) /*!< 0x00000020 */ 3494 #define RCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk /*!< TIM22 clock enable */ 3495 #define RCC_APB2ENR_FWEN_Pos (7U) 3496 #define RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos) /*!< 0x00000080 */ 3497 #define RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk /*!< MiFare Firewall clock enable */ 3498 #define RCC_APB2ENR_ADCEN_Pos (9U) 3499 #define RCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos) /*!< 0x00000200 */ 3500 #define RCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk /*!< ADC1 clock enable */ 3501 #define RCC_APB2ENR_SPI1EN_Pos (12U) 3502 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ 3503 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI1 clock enable */ 3504 #define RCC_APB2ENR_DBGEN_Pos (22U) 3505 #define RCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos) /*!< 0x00400000 */ 3506 #define RCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk /*!< DBGMCU clock enable */ 3507 3508 /* Reference defines */ 3509 3510 #define RCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN /*!< MiFare Firewall clock enable */ 3511 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN /*!< ADC1 clock enable */ 3512 #define RCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN /*!< DBGMCU clock enable */ 3513 3514 /***************** Bit definition for RCC_APB1ENR register ******************/ 3515 #define RCC_APB1ENR_TIM2EN_Pos (0U) 3516 #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ 3517 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enable */ 3518 #define RCC_APB1ENR_WWDGEN_Pos (11U) 3519 #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ 3520 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */ 3521 #define RCC_APB1ENR_USART2EN_Pos (17U) 3522 #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ 3523 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART2 clock enable */ 3524 #define RCC_APB1ENR_LPUART1EN_Pos (18U) 3525 #define RCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos) /*!< 0x00040000 */ 3526 #define RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk /*!< LPUART1 clock enable */ 3527 #define RCC_APB1ENR_I2C1EN_Pos (21U) 3528 #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ 3529 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C1 clock enable */ 3530 #define RCC_APB1ENR_PWREN_Pos (28U) 3531 #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ 3532 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< PWR clock enable */ 3533 #define RCC_APB1ENR_LPTIM1EN_Pos (31U) 3534 #define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos) /*!< 0x80000000 */ 3535 #define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk /*!< LPTIM1 clock enable */ 3536 3537 /****************** Bit definition for RCC_IOPSMENR register ****************/ 3538 #define RCC_IOPSMENR_IOPASMEN_Pos (0U) 3539 #define RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos) /*!< 0x00000001 */ 3540 #define RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk /*!< GPIO port A clock enabled in sleep mode */ 3541 #define RCC_IOPSMENR_IOPBSMEN_Pos (1U) 3542 #define RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos) /*!< 0x00000002 */ 3543 #define RCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk /*!< GPIO port B clock enabled in sleep mode */ 3544 #define RCC_IOPSMENR_IOPCSMEN_Pos (2U) 3545 #define RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos) /*!< 0x00000004 */ 3546 #define RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk /*!< GPIO port C clock enabled in sleep mode */ 3547 #define RCC_IOPSMENR_IOPDSMEN_Pos (3U) 3548 #define RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos) /*!< 0x00000008 */ 3549 #define RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk /*!< GPIO port D clock enabled in sleep mode */ 3550 #define RCC_IOPSMENR_IOPESMEN_Pos (4U) 3551 #define RCC_IOPSMENR_IOPESMEN_Msk (0x1UL << RCC_IOPSMENR_IOPESMEN_Pos) /*!< 0x00000010 */ 3552 #define RCC_IOPSMENR_IOPESMEN RCC_IOPSMENR_IOPESMEN_Msk /*!< GPIO port E clock enabled in sleep mode */ 3553 #define RCC_IOPSMENR_IOPHSMEN_Pos (7U) 3554 #define RCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos) /*!< 0x00000080 */ 3555 #define RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk /*!< GPIO port H clock enabled in sleep mode */ 3556 3557 /* Reference defines */ 3558 #define RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN /*!< GPIO port A clock enabled in sleep mode */ 3559 #define RCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN /*!< GPIO port B clock enabled in sleep mode */ 3560 #define RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN /*!< GPIO port C clock enabled in sleep mode */ 3561 #define RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN /*!< GPIO port D clock enabled in sleep mode */ 3562 #define RCC_IOPSMENR_GPIOESMEN RCC_IOPSMENR_IOPESMEN /*!< GPIO port E clock enabled in sleep mode */ 3563 #define RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN /*!< GPIO port H clock enabled in sleep mode */ 3564 3565 /***************** Bit definition for RCC_AHBSMENR register ******************/ 3566 #define RCC_AHBSMENR_DMASMEN_Pos (0U) 3567 #define RCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos) /*!< 0x00000001 */ 3568 #define RCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk /*!< DMA1 clock enabled in sleep mode */ 3569 #define RCC_AHBSMENR_MIFSMEN_Pos (8U) 3570 #define RCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos) /*!< 0x00000100 */ 3571 #define RCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk /*!< NVM interface clock enable during sleep mode */ 3572 #define RCC_AHBSMENR_SRAMSMEN_Pos (9U) 3573 #define RCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos) /*!< 0x00000200 */ 3574 #define RCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk /*!< SRAM clock enabled in sleep mode */ 3575 #define RCC_AHBSMENR_CRCSMEN_Pos (12U) 3576 #define RCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos) /*!< 0x00001000 */ 3577 #define RCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk /*!< CRC clock enabled in sleep mode */ 3578 3579 /* Reference defines */ 3580 #define RCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN /*!< DMA1 clock enabled in sleep mode */ 3581 3582 /***************** Bit definition for RCC_APB2SMENR register ******************/ 3583 #define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U) 3584 #define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos) /*!< 0x00000001 */ 3585 #define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk /*!< SYSCFG clock enabled in sleep mode */ 3586 #define RCC_APB2SMENR_TIM21SMEN_Pos (2U) 3587 #define RCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos) /*!< 0x00000004 */ 3588 #define RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk /*!< TIM21 clock enabled in sleep mode */ 3589 #define RCC_APB2SMENR_TIM22SMEN_Pos (5U) 3590 #define RCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos) /*!< 0x00000020 */ 3591 #define RCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk /*!< TIM22 clock enabled in sleep mode */ 3592 #define RCC_APB2SMENR_ADCSMEN_Pos (9U) 3593 #define RCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos) /*!< 0x00000200 */ 3594 #define RCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk /*!< ADC1 clock enabled in sleep mode */ 3595 #define RCC_APB2SMENR_SPI1SMEN_Pos (12U) 3596 #define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos) /*!< 0x00001000 */ 3597 #define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk /*!< SPI1 clock enabled in sleep mode */ 3598 #define RCC_APB2SMENR_DBGSMEN_Pos (22U) 3599 #define RCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos) /*!< 0x00400000 */ 3600 #define RCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk /*!< DBGMCU clock enabled in sleep mode */ 3601 3602 /* Reference defines */ 3603 #define RCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN /*!< ADC1 clock enabled in sleep mode */ 3604 #define RCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN /*!< DBGMCU clock enabled in sleep mode */ 3605 3606 /***************** Bit definition for RCC_APB1SMENR register ******************/ 3607 #define RCC_APB1SMENR_TIM2SMEN_Pos (0U) 3608 #define RCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos) /*!< 0x00000001 */ 3609 #define RCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk /*!< Timer 2 clock enabled in sleep mode */ 3610 #define RCC_APB1SMENR_WWDGSMEN_Pos (11U) 3611 #define RCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos) /*!< 0x00000800 */ 3612 #define RCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk /*!< Window Watchdog clock enabled in sleep mode */ 3613 #define RCC_APB1SMENR_USART2SMEN_Pos (17U) 3614 #define RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos) /*!< 0x00020000 */ 3615 #define RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk /*!< USART2 clock enabled in sleep mode */ 3616 #define RCC_APB1SMENR_LPUART1SMEN_Pos (18U) 3617 #define RCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos) /*!< 0x00040000 */ 3618 #define RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk /*!< LPUART1 clock enabled in sleep mode */ 3619 #define RCC_APB1SMENR_I2C1SMEN_Pos (21U) 3620 #define RCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos) /*!< 0x00200000 */ 3621 #define RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk /*!< I2C1 clock enabled in sleep mode */ 3622 #define RCC_APB1SMENR_PWRSMEN_Pos (28U) 3623 #define RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos) /*!< 0x10000000 */ 3624 #define RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk /*!< PWR clock enabled in sleep mode */ 3625 #define RCC_APB1SMENR_LPTIM1SMEN_Pos (31U) 3626 #define RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos) /*!< 0x80000000 */ 3627 #define RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk /*!< LPTIM1 clock enabled in sleep mode */ 3628 3629 /*!< USART2 Clock source selection */ 3630 #define RCC_CCIPR_USART2SEL_Pos (2U) 3631 #define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x0000000C */ 3632 #define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk /*!< USART2SEL[1:0] bits */ 3633 #define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000004 */ 3634 #define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000008 */ 3635 3636 /*!< LPUART1 Clock source selection */ 3637 #define RCC_CCIPR_LPUART1SEL_Pos (10U) 3638 #define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x00000C00 */ 3639 #define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk /*!< LPUART1SEL[1:0] bits */ 3640 #define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000400 */ 3641 #define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000800 */ 3642 3643 /*!< I2C1 Clock source selection */ 3644 #define RCC_CCIPR_I2C1SEL_Pos (12U) 3645 #define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00003000 */ 3646 #define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk /*!< I2C1SEL [1:0] bits */ 3647 #define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00001000 */ 3648 #define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00002000 */ 3649 3650 3651 /*!< LPTIM1 Clock source selection */ 3652 #define RCC_CCIPR_LPTIM1SEL_Pos (18U) 3653 #define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x000C0000 */ 3654 #define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk /*!< LPTIM1SEL [1:0] bits */ 3655 #define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00040000 */ 3656 #define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00080000 */ 3657 3658 /******************* Bit definition for RCC_CSR register *******************/ 3659 #define RCC_CSR_LSION_Pos (0U) 3660 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ 3661 #define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */ 3662 #define RCC_CSR_LSIRDY_Pos (1U) 3663 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ 3664 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */ 3665 3666 #define RCC_CSR_LSEON_Pos (8U) 3667 #define RCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos) /*!< 0x00000100 */ 3668 #define RCC_CSR_LSEON RCC_CSR_LSEON_Msk /*!< External Low Speed oscillator enable */ 3669 #define RCC_CSR_LSERDY_Pos (9U) 3670 #define RCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos) /*!< 0x00000200 */ 3671 #define RCC_CSR_LSERDY RCC_CSR_LSERDY_Msk /*!< External Low Speed oscillator Ready */ 3672 #define RCC_CSR_LSEBYP_Pos (10U) 3673 #define RCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos) /*!< 0x00000400 */ 3674 #define RCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */ 3675 3676 #define RCC_CSR_LSEDRV_Pos (11U) 3677 #define RCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001800 */ 3678 #define RCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */ 3679 #define RCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00000800 */ 3680 #define RCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001000 */ 3681 3682 #define RCC_CSR_LSECSSON_Pos (13U) 3683 #define RCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos) /*!< 0x00002000 */ 3684 #define RCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk /*!< External Low Speed oscillator CSS Enable */ 3685 #define RCC_CSR_LSECSSD_Pos (14U) 3686 #define RCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos) /*!< 0x00004000 */ 3687 #define RCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk /*!< External Low Speed oscillator CSS Detected */ 3688 3689 /*!< RTC configuration */ 3690 #define RCC_CSR_RTCSEL_Pos (16U) 3691 #define RCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00030000 */ 3692 #define RCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */ 3693 #define RCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00010000 */ 3694 #define RCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00020000 */ 3695 3696 #define RCC_CSR_RTCSEL_NOCLOCK (0x00000000U) /*!< No clock */ 3697 #define RCC_CSR_RTCSEL_LSE_Pos (16U) 3698 #define RCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos) /*!< 0x00010000 */ 3699 #define RCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk /*!< LSE oscillator clock used as RTC clock */ 3700 #define RCC_CSR_RTCSEL_LSI_Pos (17U) 3701 #define RCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos) /*!< 0x00020000 */ 3702 #define RCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk /*!< LSI oscillator clock used as RTC clock */ 3703 #define RCC_CSR_RTCSEL_HSE_Pos (16U) 3704 #define RCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos) /*!< 0x00030000 */ 3705 #define RCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk /*!< HSE oscillator clock used as RTC clock */ 3706 3707 #define RCC_CSR_RTCEN_Pos (18U) 3708 #define RCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos) /*!< 0x00040000 */ 3709 #define RCC_CSR_RTCEN RCC_CSR_RTCEN_Msk /*!< RTC clock enable */ 3710 #define RCC_CSR_RTCRST_Pos (19U) 3711 #define RCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos) /*!< 0x00080000 */ 3712 #define RCC_CSR_RTCRST RCC_CSR_RTCRST_Msk /*!< RTC software reset */ 3713 3714 #define RCC_CSR_RMVF_Pos (23U) 3715 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x00800000 */ 3716 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */ 3717 #define RCC_CSR_OBLRSTF_Pos (25U) 3718 #define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */ 3719 #define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk /*!< OBL reset flag */ 3720 #define RCC_CSR_PINRSTF_Pos (26U) 3721 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ 3722 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */ 3723 #define RCC_CSR_PORRSTF_Pos (27U) 3724 #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ 3725 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */ 3726 #define RCC_CSR_SFTRSTF_Pos (28U) 3727 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ 3728 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */ 3729 #define RCC_CSR_IWDGRSTF_Pos (29U) 3730 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ 3731 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */ 3732 #define RCC_CSR_WWDGRSTF_Pos (30U) 3733 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ 3734 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */ 3735 #define RCC_CSR_LPWRRSTF_Pos (31U) 3736 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ 3737 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */ 3738 3739 /* Reference defines */ 3740 #define RCC_CSR_OBL RCC_CSR_OBLRSTF /*!< OBL reset flag */ 3741 3742 3743 /******************************************************************************/ 3744 /* */ 3745 /* Real-Time Clock (RTC) */ 3746 /* */ 3747 /******************************************************************************/ 3748 /* 3749 * @brief Specific device feature definitions 3750 */ 3751 #define RTC_TAMPER1_SUPPORT 3752 #define RTC_TAMPER2_SUPPORT 3753 #define RTC_TAMPER3_SUPPORT 3754 #define RTC_WAKEUP_SUPPORT 3755 #define RTC_BACKUP_SUPPORT 3756 3757 /******************** Bits definition for RTC_TR register *******************/ 3758 #define RTC_TR_PM_Pos (22U) 3759 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ 3760 #define RTC_TR_PM RTC_TR_PM_Msk /*!< */ 3761 #define RTC_TR_HT_Pos (20U) 3762 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ 3763 #define RTC_TR_HT RTC_TR_HT_Msk /*!< */ 3764 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ 3765 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ 3766 #define RTC_TR_HU_Pos (16U) 3767 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ 3768 #define RTC_TR_HU RTC_TR_HU_Msk /*!< */ 3769 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ 3770 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ 3771 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ 3772 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ 3773 #define RTC_TR_MNT_Pos (12U) 3774 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ 3775 #define RTC_TR_MNT RTC_TR_MNT_Msk /*!< */ 3776 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ 3777 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ 3778 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ 3779 #define RTC_TR_MNU_Pos (8U) 3780 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ 3781 #define RTC_TR_MNU RTC_TR_MNU_Msk /*!< */ 3782 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ 3783 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ 3784 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ 3785 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ 3786 #define RTC_TR_ST_Pos (4U) 3787 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ 3788 #define RTC_TR_ST RTC_TR_ST_Msk /*!< */ 3789 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ 3790 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ 3791 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ 3792 #define RTC_TR_SU_Pos (0U) 3793 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ 3794 #define RTC_TR_SU RTC_TR_SU_Msk /*!< */ 3795 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ 3796 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ 3797 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ 3798 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ 3799 3800 /******************** Bits definition for RTC_DR register *******************/ 3801 #define RTC_DR_YT_Pos (20U) 3802 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ 3803 #define RTC_DR_YT RTC_DR_YT_Msk /*!< */ 3804 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ 3805 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ 3806 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ 3807 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ 3808 #define RTC_DR_YU_Pos (16U) 3809 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ 3810 #define RTC_DR_YU RTC_DR_YU_Msk /*!< */ 3811 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ 3812 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ 3813 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ 3814 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ 3815 #define RTC_DR_WDU_Pos (13U) 3816 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ 3817 #define RTC_DR_WDU RTC_DR_WDU_Msk /*!< */ 3818 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ 3819 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ 3820 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ 3821 #define RTC_DR_MT_Pos (12U) 3822 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ 3823 #define RTC_DR_MT RTC_DR_MT_Msk /*!< */ 3824 #define RTC_DR_MU_Pos (8U) 3825 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ 3826 #define RTC_DR_MU RTC_DR_MU_Msk /*!< */ 3827 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ 3828 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ 3829 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ 3830 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ 3831 #define RTC_DR_DT_Pos (4U) 3832 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ 3833 #define RTC_DR_DT RTC_DR_DT_Msk /*!< */ 3834 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ 3835 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ 3836 #define RTC_DR_DU_Pos (0U) 3837 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ 3838 #define RTC_DR_DU RTC_DR_DU_Msk /*!< */ 3839 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ 3840 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ 3841 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ 3842 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ 3843 3844 /******************** Bits definition for RTC_CR register *******************/ 3845 #define RTC_CR_COE_Pos (23U) 3846 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ 3847 #define RTC_CR_COE RTC_CR_COE_Msk /*!< */ 3848 #define RTC_CR_OSEL_Pos (21U) 3849 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ 3850 #define RTC_CR_OSEL RTC_CR_OSEL_Msk /*!< */ 3851 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ 3852 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ 3853 #define RTC_CR_POL_Pos (20U) 3854 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ 3855 #define RTC_CR_POL RTC_CR_POL_Msk /*!< */ 3856 #define RTC_CR_COSEL_Pos (19U) 3857 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ 3858 #define RTC_CR_COSEL RTC_CR_COSEL_Msk /*!< */ 3859 #define RTC_CR_BKP_Pos (18U) 3860 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ 3861 #define RTC_CR_BKP RTC_CR_BKP_Msk /*!< */ 3862 #define RTC_CR_SUB1H_Pos (17U) 3863 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ 3864 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk /*!< */ 3865 #define RTC_CR_ADD1H_Pos (16U) 3866 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ 3867 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk /*!< */ 3868 #define RTC_CR_TSIE_Pos (15U) 3869 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ 3870 #define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< */ 3871 #define RTC_CR_WUTIE_Pos (14U) 3872 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ 3873 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< */ 3874 #define RTC_CR_ALRBIE_Pos (13U) 3875 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ 3876 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk /*!< */ 3877 #define RTC_CR_ALRAIE_Pos (12U) 3878 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ 3879 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk /*!< */ 3880 #define RTC_CR_TSE_Pos (11U) 3881 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ 3882 #define RTC_CR_TSE RTC_CR_TSE_Msk /*!< */ 3883 #define RTC_CR_WUTE_Pos (10U) 3884 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ 3885 #define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< */ 3886 #define RTC_CR_ALRBE_Pos (9U) 3887 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ 3888 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk /*!< */ 3889 #define RTC_CR_ALRAE_Pos (8U) 3890 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ 3891 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk /*!< */ 3892 #define RTC_CR_FMT_Pos (6U) 3893 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ 3894 #define RTC_CR_FMT RTC_CR_FMT_Msk /*!< */ 3895 #define RTC_CR_BYPSHAD_Pos (5U) 3896 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ 3897 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk /*!< */ 3898 #define RTC_CR_REFCKON_Pos (4U) 3899 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ 3900 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk /*!< */ 3901 #define RTC_CR_TSEDGE_Pos (3U) 3902 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ 3903 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< */ 3904 #define RTC_CR_WUCKSEL_Pos (0U) 3905 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ 3906 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< */ 3907 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ 3908 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ 3909 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ 3910 3911 /******************** Bits definition for RTC_ISR register ******************/ 3912 #define RTC_ISR_RECALPF_Pos (16U) 3913 #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ 3914 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk /*!< */ 3915 #define RTC_ISR_TAMP3F_Pos (15U) 3916 #define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) /*!< 0x00008000 */ 3917 #define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk /*!< */ 3918 #define RTC_ISR_TAMP2F_Pos (14U) 3919 #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ 3920 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk /*!< */ 3921 #define RTC_ISR_TAMP1F_Pos (13U) 3922 #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ 3923 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk /*!< */ 3924 #define RTC_ISR_TSOVF_Pos (12U) 3925 #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ 3926 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk /*!< */ 3927 #define RTC_ISR_TSF_Pos (11U) 3928 #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ 3929 #define RTC_ISR_TSF RTC_ISR_TSF_Msk /*!< */ 3930 #define RTC_ISR_WUTF_Pos (10U) 3931 #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ 3932 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk /*!< */ 3933 #define RTC_ISR_ALRBF_Pos (9U) 3934 #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ 3935 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk /*!< */ 3936 #define RTC_ISR_ALRAF_Pos (8U) 3937 #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ 3938 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk /*!< */ 3939 #define RTC_ISR_INIT_Pos (7U) 3940 #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ 3941 #define RTC_ISR_INIT RTC_ISR_INIT_Msk /*!< */ 3942 #define RTC_ISR_INITF_Pos (6U) 3943 #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ 3944 #define RTC_ISR_INITF RTC_ISR_INITF_Msk /*!< */ 3945 #define RTC_ISR_RSF_Pos (5U) 3946 #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ 3947 #define RTC_ISR_RSF RTC_ISR_RSF_Msk /*!< */ 3948 #define RTC_ISR_INITS_Pos (4U) 3949 #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ 3950 #define RTC_ISR_INITS RTC_ISR_INITS_Msk /*!< */ 3951 #define RTC_ISR_SHPF_Pos (3U) 3952 #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ 3953 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk /*!< */ 3954 #define RTC_ISR_WUTWF_Pos (2U) 3955 #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ 3956 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk /*!< */ 3957 #define RTC_ISR_ALRBWF_Pos (1U) 3958 #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ 3959 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk /*!< */ 3960 #define RTC_ISR_ALRAWF_Pos (0U) 3961 #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ 3962 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk /*!< */ 3963 3964 /******************** Bits definition for RTC_PRER register *****************/ 3965 #define RTC_PRER_PREDIV_A_Pos (16U) 3966 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ 3967 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk /*!< */ 3968 #define RTC_PRER_PREDIV_S_Pos (0U) 3969 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ 3970 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk /*!< */ 3971 3972 /******************** Bits definition for RTC_WUTR register *****************/ 3973 #define RTC_WUTR_WUT_Pos (0U) 3974 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ 3975 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk 3976 3977 /******************** Bits definition for RTC_ALRMAR register ***************/ 3978 #define RTC_ALRMAR_MSK4_Pos (31U) 3979 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ 3980 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk /*!< */ 3981 #define RTC_ALRMAR_WDSEL_Pos (30U) 3982 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ 3983 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk /*!< */ 3984 #define RTC_ALRMAR_DT_Pos (28U) 3985 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ 3986 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk /*!< */ 3987 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ 3988 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ 3989 #define RTC_ALRMAR_DU_Pos (24U) 3990 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ 3991 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk /*!< */ 3992 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ 3993 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ 3994 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ 3995 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ 3996 #define RTC_ALRMAR_MSK3_Pos (23U) 3997 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ 3998 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk /*!< */ 3999 #define RTC_ALRMAR_PM_Pos (22U) 4000 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ 4001 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk /*!< */ 4002 #define RTC_ALRMAR_HT_Pos (20U) 4003 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ 4004 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk /*!< */ 4005 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ 4006 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ 4007 #define RTC_ALRMAR_HU_Pos (16U) 4008 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ 4009 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk /*!< */ 4010 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ 4011 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ 4012 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ 4013 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ 4014 #define RTC_ALRMAR_MSK2_Pos (15U) 4015 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ 4016 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk /*!< */ 4017 #define RTC_ALRMAR_MNT_Pos (12U) 4018 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ 4019 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk /*!< */ 4020 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ 4021 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ 4022 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ 4023 #define RTC_ALRMAR_MNU_Pos (8U) 4024 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ 4025 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk /*!< */ 4026 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ 4027 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ 4028 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ 4029 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ 4030 #define RTC_ALRMAR_MSK1_Pos (7U) 4031 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ 4032 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk /*!< */ 4033 #define RTC_ALRMAR_ST_Pos (4U) 4034 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ 4035 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk /*!< */ 4036 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ 4037 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ 4038 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ 4039 #define RTC_ALRMAR_SU_Pos (0U) 4040 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ 4041 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk /*!< */ 4042 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ 4043 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ 4044 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ 4045 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ 4046 4047 /******************** Bits definition for RTC_ALRMBR register ***************/ 4048 #define RTC_ALRMBR_MSK4_Pos (31U) 4049 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ 4050 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk /*!< */ 4051 #define RTC_ALRMBR_WDSEL_Pos (30U) 4052 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ 4053 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk /*!< */ 4054 #define RTC_ALRMBR_DT_Pos (28U) 4055 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ 4056 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk /*!< */ 4057 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ 4058 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ 4059 #define RTC_ALRMBR_DU_Pos (24U) 4060 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ 4061 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk /*!< */ 4062 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ 4063 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ 4064 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ 4065 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ 4066 #define RTC_ALRMBR_MSK3_Pos (23U) 4067 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ 4068 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk /*!< */ 4069 #define RTC_ALRMBR_PM_Pos (22U) 4070 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ 4071 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk /*!< */ 4072 #define RTC_ALRMBR_HT_Pos (20U) 4073 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ 4074 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk /*!< */ 4075 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ 4076 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ 4077 #define RTC_ALRMBR_HU_Pos (16U) 4078 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ 4079 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk /*!< */ 4080 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ 4081 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ 4082 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ 4083 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ 4084 #define RTC_ALRMBR_MSK2_Pos (15U) 4085 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ 4086 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk /*!< */ 4087 #define RTC_ALRMBR_MNT_Pos (12U) 4088 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ 4089 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk /*!< */ 4090 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ 4091 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ 4092 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ 4093 #define RTC_ALRMBR_MNU_Pos (8U) 4094 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ 4095 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk /*!< */ 4096 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ 4097 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ 4098 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ 4099 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ 4100 #define RTC_ALRMBR_MSK1_Pos (7U) 4101 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ 4102 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk /*!< */ 4103 #define RTC_ALRMBR_ST_Pos (4U) 4104 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ 4105 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk /*!< */ 4106 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ 4107 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ 4108 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ 4109 #define RTC_ALRMBR_SU_Pos (0U) 4110 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ 4111 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk /*!< */ 4112 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ 4113 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ 4114 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ 4115 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ 4116 4117 /******************** Bits definition for RTC_WPR register ******************/ 4118 #define RTC_WPR_KEY_Pos (0U) 4119 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ 4120 #define RTC_WPR_KEY RTC_WPR_KEY_Msk /*!< */ 4121 4122 /******************** Bits definition for RTC_SSR register ******************/ 4123 #define RTC_SSR_SS_Pos (0U) 4124 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ 4125 #define RTC_SSR_SS RTC_SSR_SS_Msk /*!< */ 4126 4127 /******************** Bits definition for RTC_SHIFTR register ***************/ 4128 #define RTC_SHIFTR_SUBFS_Pos (0U) 4129 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ 4130 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk /*!< */ 4131 #define RTC_SHIFTR_ADD1S_Pos (31U) 4132 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ 4133 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk /*!< */ 4134 4135 /******************** Bits definition for RTC_TSTR register *****************/ 4136 #define RTC_TSTR_PM_Pos (22U) 4137 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ 4138 #define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< */ 4139 #define RTC_TSTR_HT_Pos (20U) 4140 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ 4141 #define RTC_TSTR_HT RTC_TSTR_HT_Msk /*!< */ 4142 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ 4143 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ 4144 #define RTC_TSTR_HU_Pos (16U) 4145 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ 4146 #define RTC_TSTR_HU RTC_TSTR_HU_Msk /*!< */ 4147 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ 4148 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ 4149 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ 4150 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ 4151 #define RTC_TSTR_MNT_Pos (12U) 4152 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ 4153 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk /*!< */ 4154 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ 4155 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ 4156 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ 4157 #define RTC_TSTR_MNU_Pos (8U) 4158 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ 4159 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk /*!< */ 4160 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ 4161 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ 4162 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ 4163 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ 4164 #define RTC_TSTR_ST_Pos (4U) 4165 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ 4166 #define RTC_TSTR_ST RTC_TSTR_ST_Msk /*!< */ 4167 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ 4168 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ 4169 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ 4170 #define RTC_TSTR_SU_Pos (0U) 4171 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ 4172 #define RTC_TSTR_SU RTC_TSTR_SU_Msk /*!< */ 4173 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ 4174 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ 4175 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ 4176 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ 4177 4178 /******************** Bits definition for RTC_TSDR register *****************/ 4179 #define RTC_TSDR_WDU_Pos (13U) 4180 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ 4181 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< */ 4182 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ 4183 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ 4184 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ 4185 #define RTC_TSDR_MT_Pos (12U) 4186 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ 4187 #define RTC_TSDR_MT RTC_TSDR_MT_Msk /*!< */ 4188 #define RTC_TSDR_MU_Pos (8U) 4189 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ 4190 #define RTC_TSDR_MU RTC_TSDR_MU_Msk /*!< */ 4191 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ 4192 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ 4193 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ 4194 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ 4195 #define RTC_TSDR_DT_Pos (4U) 4196 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ 4197 #define RTC_TSDR_DT RTC_TSDR_DT_Msk /*!< */ 4198 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ 4199 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ 4200 #define RTC_TSDR_DU_Pos (0U) 4201 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ 4202 #define RTC_TSDR_DU RTC_TSDR_DU_Msk /*!< */ 4203 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ 4204 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ 4205 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ 4206 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ 4207 4208 /******************** Bits definition for RTC_TSSSR register ****************/ 4209 #define RTC_TSSSR_SS_Pos (0U) 4210 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ 4211 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk 4212 4213 /******************** Bits definition for RTC_CALR register *****************/ 4214 #define RTC_CALR_CALP_Pos (15U) 4215 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ 4216 #define RTC_CALR_CALP RTC_CALR_CALP_Msk /*!< */ 4217 #define RTC_CALR_CALW8_Pos (14U) 4218 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ 4219 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk /*!< */ 4220 #define RTC_CALR_CALW16_Pos (13U) 4221 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ 4222 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk /*!< */ 4223 #define RTC_CALR_CALM_Pos (0U) 4224 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ 4225 #define RTC_CALR_CALM RTC_CALR_CALM_Msk /*!< */ 4226 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ 4227 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ 4228 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ 4229 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ 4230 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ 4231 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ 4232 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ 4233 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ 4234 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ 4235 4236 /* Legacy defines */ 4237 #define RTC_CAL_CALP RTC_CALR_CALP 4238 #define RTC_CAL_CALW8 RTC_CALR_CALW8 4239 #define RTC_CAL_CALW16 RTC_CALR_CALW16 4240 #define RTC_CAL_CALM RTC_CALR_CALM 4241 #define RTC_CAL_CALM_0 RTC_CALR_CALM_0 4242 #define RTC_CAL_CALM_1 RTC_CALR_CALM_1 4243 #define RTC_CAL_CALM_2 RTC_CALR_CALM_2 4244 #define RTC_CAL_CALM_3 RTC_CALR_CALM_3 4245 #define RTC_CAL_CALM_4 RTC_CALR_CALM_4 4246 #define RTC_CAL_CALM_5 RTC_CALR_CALM_5 4247 #define RTC_CAL_CALM_6 RTC_CALR_CALM_6 4248 #define RTC_CAL_CALM_7 RTC_CALR_CALM_7 4249 #define RTC_CAL_CALM_8 RTC_CALR_CALM_8 4250 4251 /******************** Bits definition for RTC_TAMPCR register ****************/ 4252 #define RTC_TAMPCR_TAMP3MF_Pos (24U) 4253 #define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) /*!< 0x01000000 */ 4254 #define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk /*!< */ 4255 #define RTC_TAMPCR_TAMP3NOERASE_Pos (23U) 4256 #define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) /*!< 0x00800000 */ 4257 #define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk /*!< */ 4258 #define RTC_TAMPCR_TAMP3IE_Pos (22U) 4259 #define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) /*!< 0x00400000 */ 4260 #define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk /*!< */ 4261 #define RTC_TAMPCR_TAMP2MF_Pos (21U) 4262 #define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) /*!< 0x00200000 */ 4263 #define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk /*!< */ 4264 #define RTC_TAMPCR_TAMP2NOERASE_Pos (20U) 4265 #define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) /*!< 0x00100000 */ 4266 #define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk /*!< */ 4267 #define RTC_TAMPCR_TAMP2IE_Pos (19U) 4268 #define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) /*!< 0x00080000 */ 4269 #define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk /*!< */ 4270 #define RTC_TAMPCR_TAMP1MF_Pos (18U) 4271 #define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) /*!< 0x00040000 */ 4272 #define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk /*!< */ 4273 #define RTC_TAMPCR_TAMP1NOERASE_Pos (17U) 4274 #define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) /*!< 0x00020000 */ 4275 #define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk /*!< */ 4276 #define RTC_TAMPCR_TAMP1IE_Pos (16U) 4277 #define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) /*!< 0x00010000 */ 4278 #define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk /*!< */ 4279 #define RTC_TAMPCR_TAMPPUDIS_Pos (15U) 4280 #define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ 4281 #define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk /*!< */ 4282 #define RTC_TAMPCR_TAMPPRCH_Pos (13U) 4283 #define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00006000 */ 4284 #define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk /*!< */ 4285 #define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00002000 */ 4286 #define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00004000 */ 4287 #define RTC_TAMPCR_TAMPFLT_Pos (11U) 4288 #define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001800 */ 4289 #define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk /*!< */ 4290 #define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00000800 */ 4291 #define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001000 */ 4292 #define RTC_TAMPCR_TAMPFREQ_Pos (8U) 4293 #define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000700 */ 4294 #define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk /*!< */ 4295 #define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000100 */ 4296 #define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000200 */ 4297 #define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000400 */ 4298 #define RTC_TAMPCR_TAMPTS_Pos (7U) 4299 #define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) /*!< 0x00000080 */ 4300 #define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk /*!< */ 4301 #define RTC_TAMPCR_TAMP3TRG_Pos (6U) 4302 #define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) /*!< 0x00000040 */ 4303 #define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk /*!< */ 4304 #define RTC_TAMPCR_TAMP3E_Pos (5U) 4305 #define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) /*!< 0x00000020 */ 4306 #define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk /*!< */ 4307 #define RTC_TAMPCR_TAMP2TRG_Pos (4U) 4308 #define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) /*!< 0x00000010 */ 4309 #define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk /*!< */ 4310 #define RTC_TAMPCR_TAMP2E_Pos (3U) 4311 #define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) /*!< 0x00000008 */ 4312 #define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk /*!< */ 4313 #define RTC_TAMPCR_TAMPIE_Pos (2U) 4314 #define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) /*!< 0x00000004 */ 4315 #define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk /*!< */ 4316 #define RTC_TAMPCR_TAMP1TRG_Pos (1U) 4317 #define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) /*!< 0x00000002 */ 4318 #define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk /*!< */ 4319 #define RTC_TAMPCR_TAMP1E_Pos (0U) 4320 #define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) /*!< 0x00000001 */ 4321 #define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk /*!< */ 4322 4323 /******************** Bits definition for RTC_ALRMASSR register *************/ 4324 #define RTC_ALRMASSR_MASKSS_Pos (24U) 4325 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ 4326 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk 4327 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ 4328 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ 4329 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ 4330 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ 4331 #define RTC_ALRMASSR_SS_Pos (0U) 4332 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ 4333 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk 4334 4335 /******************** Bits definition for RTC_ALRMBSSR register *************/ 4336 #define RTC_ALRMBSSR_MASKSS_Pos (24U) 4337 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ 4338 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk 4339 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ 4340 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ 4341 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ 4342 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ 4343 #define RTC_ALRMBSSR_SS_Pos (0U) 4344 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ 4345 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk 4346 4347 /******************** Bits definition for RTC_OR register ****************/ 4348 #define RTC_OR_OUT_RMP_Pos (1U) 4349 #define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) /*!< 0x00000002 */ 4350 #define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk /*!< */ 4351 #define RTC_OR_ALARMOUTTYPE_Pos (0U) 4352 #define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) /*!< 0x00000001 */ 4353 #define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk /*!< */ 4354 4355 /* Legacy defines */ 4356 #define RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP 4357 4358 /******************** Bits definition for RTC_BKP0R register ****************/ 4359 #define RTC_BKP0R_Pos (0U) 4360 #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ 4361 #define RTC_BKP0R RTC_BKP0R_Msk /*!< */ 4362 4363 /******************** Bits definition for RTC_BKP1R register ****************/ 4364 #define RTC_BKP1R_Pos (0U) 4365 #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ 4366 #define RTC_BKP1R RTC_BKP1R_Msk /*!< */ 4367 4368 /******************** Bits definition for RTC_BKP2R register ****************/ 4369 #define RTC_BKP2R_Pos (0U) 4370 #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ 4371 #define RTC_BKP2R RTC_BKP2R_Msk /*!< */ 4372 4373 /******************** Bits definition for RTC_BKP3R register ****************/ 4374 #define RTC_BKP3R_Pos (0U) 4375 #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ 4376 #define RTC_BKP3R RTC_BKP3R_Msk /*!< */ 4377 4378 /******************** Bits definition for RTC_BKP4R register ****************/ 4379 #define RTC_BKP4R_Pos (0U) 4380 #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ 4381 #define RTC_BKP4R RTC_BKP4R_Msk /*!< */ 4382 4383 /******************** Number of backup registers ******************************/ 4384 #define RTC_BKP_NUMBER (0x00000005U) /*!< */ 4385 4386 /******************************************************************************/ 4387 /* */ 4388 /* Serial Peripheral Interface (SPI) */ 4389 /* */ 4390 /******************************************************************************/ 4391 4392 /* 4393 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 4394 */ 4395 /* Note: No specific macro feature on this device */ 4396 4397 /******************* Bit definition for SPI_CR1 register ********************/ 4398 #define SPI_CR1_CPHA_Pos (0U) 4399 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ 4400 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ 4401 #define SPI_CR1_CPOL_Pos (1U) 4402 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ 4403 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */ 4404 #define SPI_CR1_MSTR_Pos (2U) 4405 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ 4406 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */ 4407 #define SPI_CR1_BR_Pos (3U) 4408 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ 4409 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */ 4410 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ 4411 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ 4412 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ 4413 #define SPI_CR1_SPE_Pos (6U) 4414 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ 4415 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */ 4416 #define SPI_CR1_LSBFIRST_Pos (7U) 4417 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ 4418 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */ 4419 #define SPI_CR1_SSI_Pos (8U) 4420 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ 4421 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */ 4422 #define SPI_CR1_SSM_Pos (9U) 4423 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ 4424 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */ 4425 #define SPI_CR1_RXONLY_Pos (10U) 4426 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ 4427 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */ 4428 #define SPI_CR1_DFF_Pos (11U) 4429 #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ 4430 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */ 4431 #define SPI_CR1_CRCNEXT_Pos (12U) 4432 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ 4433 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */ 4434 #define SPI_CR1_CRCEN_Pos (13U) 4435 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ 4436 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */ 4437 #define SPI_CR1_BIDIOE_Pos (14U) 4438 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ 4439 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */ 4440 #define SPI_CR1_BIDIMODE_Pos (15U) 4441 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ 4442 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */ 4443 4444 /******************* Bit definition for SPI_CR2 register ********************/ 4445 #define SPI_CR2_RXDMAEN_Pos (0U) 4446 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ 4447 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */ 4448 #define SPI_CR2_TXDMAEN_Pos (1U) 4449 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ 4450 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */ 4451 #define SPI_CR2_SSOE_Pos (2U) 4452 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ 4453 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */ 4454 #define SPI_CR2_FRF_Pos (4U) 4455 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ 4456 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!< Frame Format Enable */ 4457 #define SPI_CR2_ERRIE_Pos (5U) 4458 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ 4459 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */ 4460 #define SPI_CR2_RXNEIE_Pos (6U) 4461 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ 4462 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */ 4463 #define SPI_CR2_TXEIE_Pos (7U) 4464 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ 4465 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */ 4466 4467 /******************** Bit definition for SPI_SR register ********************/ 4468 #define SPI_SR_RXNE_Pos (0U) 4469 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ 4470 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */ 4471 #define SPI_SR_TXE_Pos (1U) 4472 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ 4473 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */ 4474 #define SPI_SR_CHSIDE_Pos (2U) 4475 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ 4476 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ 4477 #define SPI_SR_UDR_Pos (3U) 4478 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ 4479 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */ 4480 #define SPI_SR_CRCERR_Pos (4U) 4481 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ 4482 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */ 4483 #define SPI_SR_MODF_Pos (5U) 4484 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ 4485 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */ 4486 #define SPI_SR_OVR_Pos (6U) 4487 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ 4488 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */ 4489 #define SPI_SR_BSY_Pos (7U) 4490 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ 4491 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */ 4492 #define SPI_SR_FRE_Pos (8U) 4493 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ 4494 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!< TI frame format error */ 4495 4496 /******************** Bit definition for SPI_DR register ********************/ 4497 #define SPI_DR_DR_Pos (0U) 4498 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ 4499 #define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */ 4500 4501 /******************* Bit definition for SPI_CRCPR register ******************/ 4502 #define SPI_CRCPR_CRCPOLY_Pos (0U) 4503 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ 4504 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */ 4505 4506 /****************** Bit definition for SPI_RXCRCR register ******************/ 4507 #define SPI_RXCRCR_RXCRC_Pos (0U) 4508 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ 4509 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */ 4510 4511 /****************** Bit definition for SPI_TXCRCR register ******************/ 4512 #define SPI_TXCRCR_TXCRC_Pos (0U) 4513 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ 4514 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */ 4515 4516 /******************************************************************************/ 4517 /* */ 4518 /* System Configuration (SYSCFG) */ 4519 /* */ 4520 /******************************************************************************/ 4521 /***************** Bit definition for SYSCFG_CFGR1 register ****************/ 4522 #define SYSCFG_CFGR1_MEM_MODE_Pos (0U) 4523 #define SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */ 4524 #define SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ 4525 #define SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */ 4526 #define SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */ 4527 #define SYSCFG_CFGR1_BOOT_MODE_Pos (8U) 4528 #define SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000300 */ 4529 #define SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk /*!< SYSCFG_Boot mode Config */ 4530 #define SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000100 */ 4531 #define SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000200 */ 4532 4533 /***************** Bit definition for SYSCFG_CFGR2 register ****************/ 4534 #define SYSCFG_CFGR2_FWDISEN_Pos (0U) 4535 #define SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos) /*!< 0x00000001 */ 4536 #define SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk /*!< Firewall disable bit */ 4537 4538 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ 4539 #define SYSCFG_EXTICR1_EXTI0_Pos (0U) 4540 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ 4541 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ 4542 #define SYSCFG_EXTICR1_EXTI1_Pos (4U) 4543 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ 4544 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ 4545 #define SYSCFG_EXTICR1_EXTI2_Pos (8U) 4546 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ 4547 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ 4548 #define SYSCFG_EXTICR1_EXTI3_Pos (12U) 4549 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ 4550 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ 4551 4552 /** 4553 * @brief EXTI0 configuration 4554 */ 4555 #define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) /*!< PA[0] pin */ 4556 #define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) /*!< PB[0] pin */ 4557 #define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) /*!< PC[0] pin */ 4558 4559 /** 4560 * @brief EXTI1 configuration 4561 */ 4562 #define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) /*!< PA[1] pin */ 4563 #define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) /*!< PB[1] pin */ 4564 #define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) /*!< PC[1] pin */ 4565 4566 /** 4567 * @brief EXTI2 configuration 4568 */ 4569 #define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) /*!< PA[2] pin */ 4570 #define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) /*!< PB[2] pin */ 4571 #define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) /*!< PC[2] pin */ 4572 #define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) /*!< PD[2] pin */ 4573 4574 /** 4575 * @brief EXTI3 configuration 4576 */ 4577 #define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) /*!< PA[3] pin */ 4578 #define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) /*!< PB[3] pin */ 4579 #define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) /*!< PC[3] pin */ 4580 4581 /***************** Bit definition for SYSCFG_EXTICR2 register *****************/ 4582 #define SYSCFG_EXTICR2_EXTI4_Pos (0U) 4583 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ 4584 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ 4585 #define SYSCFG_EXTICR2_EXTI5_Pos (4U) 4586 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ 4587 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ 4588 #define SYSCFG_EXTICR2_EXTI6_Pos (8U) 4589 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ 4590 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ 4591 #define SYSCFG_EXTICR2_EXTI7_Pos (12U) 4592 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ 4593 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ 4594 4595 /** 4596 * @brief EXTI4 configuration 4597 */ 4598 #define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) /*!< PA[4] pin */ 4599 #define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) /*!< PB[4] pin */ 4600 #define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) /*!< PC[4] pin */ 4601 4602 /** 4603 * @brief EXTI5 configuration 4604 */ 4605 #define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) /*!< PA[5] pin */ 4606 #define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) /*!< PB[5] pin */ 4607 #define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) /*!< PC[5] pin */ 4608 4609 /** 4610 * @brief EXTI6 configuration 4611 */ 4612 #define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) /*!< PA[6] pin */ 4613 #define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) /*!< PB[6] pin */ 4614 #define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) /*!< PC[6] pin */ 4615 4616 /** 4617 * @brief EXTI7 configuration 4618 */ 4619 #define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) /*!< PA[7] pin */ 4620 #define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) /*!< PB[7] pin */ 4621 #define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) /*!< PC[7] pin */ 4622 4623 /***************** Bit definition for SYSCFG_EXTICR3 register *****************/ 4624 #define SYSCFG_EXTICR3_EXTI8_Pos (0U) 4625 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ 4626 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ 4627 #define SYSCFG_EXTICR3_EXTI9_Pos (4U) 4628 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ 4629 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ 4630 #define SYSCFG_EXTICR3_EXTI10_Pos (8U) 4631 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ 4632 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ 4633 #define SYSCFG_EXTICR3_EXTI11_Pos (12U) 4634 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ 4635 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ 4636 4637 /** 4638 * @brief EXTI8 configuration 4639 */ 4640 #define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) /*!< PA[8] pin */ 4641 #define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) /*!< PB[8] pin */ 4642 #define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) /*!< PC[8] pin */ 4643 4644 /** 4645 * @brief EXTI9 configuration 4646 */ 4647 #define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) /*!< PA[9] pin */ 4648 #define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) /*!< PB[9] pin */ 4649 #define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) /*!< PC[9] pin */ 4650 4651 /** 4652 * @brief EXTI10 configuration 4653 */ 4654 #define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) /*!< PA[10] pin */ 4655 #define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) /*!< PB[10] pin */ 4656 #define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) /*!< PC[10] pin */ 4657 4658 /** 4659 * @brief EXTI11 configuration 4660 */ 4661 #define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) /*!< PA[11] pin */ 4662 #define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) /*!< PB[11] pin */ 4663 #define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) /*!< PC[11] pin */ 4664 4665 /***************** Bit definition for SYSCFG_EXTICR4 register *****************/ 4666 #define SYSCFG_EXTICR4_EXTI12_Pos (0U) 4667 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ 4668 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ 4669 #define SYSCFG_EXTICR4_EXTI13_Pos (4U) 4670 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ 4671 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ 4672 #define SYSCFG_EXTICR4_EXTI14_Pos (8U) 4673 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ 4674 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ 4675 #define SYSCFG_EXTICR4_EXTI15_Pos (12U) 4676 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ 4677 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ 4678 4679 /** 4680 * @brief EXTI12 configuration 4681 */ 4682 #define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) /*!< PA[12] pin */ 4683 #define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) /*!< PB[12] pin */ 4684 #define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) /*!< PC[12] pin */ 4685 4686 /** 4687 * @brief EXTI13 configuration 4688 */ 4689 #define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) /*!< PA[13] pin */ 4690 #define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) /*!< PB[13] pin */ 4691 #define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) /*!< PC[13] pin */ 4692 4693 /** 4694 * @brief EXTI14 configuration 4695 */ 4696 #define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) /*!< PA[14] pin */ 4697 #define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) /*!< PB[14] pin */ 4698 #define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) /*!< PC[14] pin */ 4699 4700 /** 4701 * @brief EXTI15 configuration 4702 */ 4703 #define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) /*!< PA[15] pin */ 4704 #define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) /*!< PB[15] pin */ 4705 #define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) /*!< PC[15] pin */ 4706 4707 4708 /***************** Bit definition for SYSCFG_CFGR3 register ****************/ 4709 #define SYSCFG_CFGR3_EN_VREFINT_Pos (0U) 4710 #define SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos) /*!< 0x00000100 */ 4711 #define SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk /*!< Vref Enable bit */ 4712 #define SYSCFG_CFGR3_VREF_OUT_Pos (4U) 4713 #define SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000030 */ 4714 #define SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk /*!< Verf_ADC connection bit */ 4715 #define SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000010 */ 4716 #define SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000020 */ 4717 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U) 4718 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) /*!< 0x00000100 */ 4719 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk /*!< VREFINT reference for ADC enable bit */ 4720 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U) 4721 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) /*!< 0x00000200 */ 4722 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk /*!< Sensor reference for ADC enable bit */ 4723 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U) 4724 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) /*!< 0x00001000 */ 4725 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk /*!< VREFINT reference for comparator 2 enable bit */ 4726 #define SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U) 4727 #define SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos) /*!< 0x40000000 */ 4728 #define SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk /*!< VREFINT ready flag */ 4729 #define SYSCFG_CFGR3_REF_LOCK_Pos (31U) 4730 #define SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos) /*!< 0x80000000 */ 4731 #define SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk /*!< CFGR3 lock bit */ 4732 4733 /* Legacy defines */ 4734 4735 #define SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT 4736 #define SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC 4737 #define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP 4738 #define SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 4739 #define SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 4740 #define SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 4741 #define SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF 4742 4743 /******************************************************************************/ 4744 /* */ 4745 /* Timers (TIM)*/ 4746 /* */ 4747 /******************************************************************************/ 4748 /* 4749 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 4750 */ 4751 #define TIM_TIM2_REMAP_HSI48_SUPPORT /*!<Support remap HSI48 on TIM2 */ 4752 4753 /******************* Bit definition for TIM_CR1 register ********************/ 4754 #define TIM_CR1_CEN_Pos (0U) 4755 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ 4756 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ 4757 #define TIM_CR1_UDIS_Pos (1U) 4758 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ 4759 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ 4760 #define TIM_CR1_URS_Pos (2U) 4761 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ 4762 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ 4763 #define TIM_CR1_OPM_Pos (3U) 4764 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ 4765 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ 4766 #define TIM_CR1_DIR_Pos (4U) 4767 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ 4768 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ 4769 4770 #define TIM_CR1_CMS_Pos (5U) 4771 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ 4772 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ 4773 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */ 4774 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */ 4775 4776 #define TIM_CR1_ARPE_Pos (7U) 4777 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ 4778 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ 4779 4780 #define TIM_CR1_CKD_Pos (8U) 4781 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ 4782 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ 4783 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */ 4784 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */ 4785 4786 /******************* Bit definition for TIM_CR2 register ********************/ 4787 #define TIM_CR2_CCDS_Pos (3U) 4788 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ 4789 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ 4790 4791 #define TIM_CR2_MMS_Pos (4U) 4792 #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ 4793 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ 4794 #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */ 4795 #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */ 4796 #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */ 4797 4798 #define TIM_CR2_TI1S_Pos (7U) 4799 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ 4800 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ 4801 4802 /******************* Bit definition for TIM_SMCR register *******************/ 4803 #define TIM_SMCR_SMS_Pos (0U) 4804 #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ 4805 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ 4806 #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */ 4807 #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */ 4808 #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */ 4809 4810 #define TIM_SMCR_TS_Pos (4U) 4811 #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ 4812 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ 4813 #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */ 4814 #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */ 4815 #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */ 4816 4817 #define TIM_SMCR_MSM_Pos (7U) 4818 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ 4819 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ 4820 4821 #define TIM_SMCR_ETF_Pos (8U) 4822 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ 4823 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ 4824 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */ 4825 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */ 4826 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */ 4827 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */ 4828 4829 #define TIM_SMCR_ETPS_Pos (12U) 4830 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ 4831 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ 4832 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */ 4833 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */ 4834 4835 #define TIM_SMCR_ECE_Pos (14U) 4836 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ 4837 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ 4838 #define TIM_SMCR_ETP_Pos (15U) 4839 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ 4840 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ 4841 4842 /******************* Bit definition for TIM_DIER register *******************/ 4843 #define TIM_DIER_UIE_Pos (0U) 4844 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ 4845 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ 4846 #define TIM_DIER_CC1IE_Pos (1U) 4847 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ 4848 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ 4849 #define TIM_DIER_CC2IE_Pos (2U) 4850 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ 4851 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ 4852 #define TIM_DIER_CC3IE_Pos (3U) 4853 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ 4854 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ 4855 #define TIM_DIER_CC4IE_Pos (4U) 4856 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ 4857 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ 4858 #define TIM_DIER_TIE_Pos (6U) 4859 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ 4860 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ 4861 #define TIM_DIER_UDE_Pos (8U) 4862 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ 4863 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ 4864 #define TIM_DIER_CC1DE_Pos (9U) 4865 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ 4866 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ 4867 #define TIM_DIER_CC2DE_Pos (10U) 4868 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ 4869 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ 4870 #define TIM_DIER_CC3DE_Pos (11U) 4871 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ 4872 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ 4873 #define TIM_DIER_CC4DE_Pos (12U) 4874 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ 4875 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ 4876 #define TIM_DIER_TDE_Pos (14U) 4877 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ 4878 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ 4879 4880 /******************** Bit definition for TIM_SR register ********************/ 4881 #define TIM_SR_UIF_Pos (0U) 4882 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ 4883 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ 4884 #define TIM_SR_CC1IF_Pos (1U) 4885 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ 4886 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ 4887 #define TIM_SR_CC2IF_Pos (2U) 4888 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ 4889 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ 4890 #define TIM_SR_CC3IF_Pos (3U) 4891 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ 4892 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ 4893 #define TIM_SR_CC4IF_Pos (4U) 4894 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ 4895 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ 4896 #define TIM_SR_TIF_Pos (6U) 4897 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ 4898 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ 4899 #define TIM_SR_CC1OF_Pos (9U) 4900 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ 4901 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ 4902 #define TIM_SR_CC2OF_Pos (10U) 4903 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ 4904 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ 4905 #define TIM_SR_CC3OF_Pos (11U) 4906 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ 4907 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ 4908 #define TIM_SR_CC4OF_Pos (12U) 4909 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ 4910 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ 4911 4912 /******************* Bit definition for TIM_EGR register ********************/ 4913 #define TIM_EGR_UG_Pos (0U) 4914 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ 4915 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ 4916 #define TIM_EGR_CC1G_Pos (1U) 4917 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ 4918 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ 4919 #define TIM_EGR_CC2G_Pos (2U) 4920 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ 4921 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ 4922 #define TIM_EGR_CC3G_Pos (3U) 4923 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ 4924 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ 4925 #define TIM_EGR_CC4G_Pos (4U) 4926 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ 4927 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ 4928 #define TIM_EGR_TG_Pos (6U) 4929 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ 4930 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ 4931 4932 /****************** Bit definition for TIM_CCMR1 register *******************/ 4933 #define TIM_CCMR1_CC1S_Pos (0U) 4934 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ 4935 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ 4936 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */ 4937 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */ 4938 4939 #define TIM_CCMR1_OC1FE_Pos (2U) 4940 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ 4941 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ 4942 #define TIM_CCMR1_OC1PE_Pos (3U) 4943 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ 4944 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ 4945 4946 #define TIM_CCMR1_OC1M_Pos (4U) 4947 #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ 4948 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ 4949 #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */ 4950 #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */ 4951 #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */ 4952 4953 #define TIM_CCMR1_OC1CE_Pos (7U) 4954 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ 4955 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ 4956 4957 #define TIM_CCMR1_CC2S_Pos (8U) 4958 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ 4959 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ 4960 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */ 4961 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */ 4962 4963 #define TIM_CCMR1_OC2FE_Pos (10U) 4964 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ 4965 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ 4966 #define TIM_CCMR1_OC2PE_Pos (11U) 4967 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ 4968 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ 4969 4970 #define TIM_CCMR1_OC2M_Pos (12U) 4971 #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ 4972 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ 4973 #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */ 4974 #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */ 4975 #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */ 4976 4977 #define TIM_CCMR1_OC2CE_Pos (15U) 4978 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ 4979 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ 4980 4981 /*----------------------------------------------------------------------------*/ 4982 4983 #define TIM_CCMR1_IC1PSC_Pos (2U) 4984 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ 4985 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ 4986 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */ 4987 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */ 4988 4989 #define TIM_CCMR1_IC1F_Pos (4U) 4990 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ 4991 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ 4992 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */ 4993 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */ 4994 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */ 4995 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */ 4996 4997 #define TIM_CCMR1_IC2PSC_Pos (10U) 4998 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ 4999 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ 5000 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */ 5001 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */ 5002 5003 #define TIM_CCMR1_IC2F_Pos (12U) 5004 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ 5005 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ 5006 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */ 5007 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */ 5008 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */ 5009 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */ 5010 5011 /****************** Bit definition for TIM_CCMR2 register *******************/ 5012 #define TIM_CCMR2_CC3S_Pos (0U) 5013 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ 5014 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ 5015 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */ 5016 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */ 5017 5018 #define TIM_CCMR2_OC3FE_Pos (2U) 5019 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ 5020 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ 5021 #define TIM_CCMR2_OC3PE_Pos (3U) 5022 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ 5023 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ 5024 5025 #define TIM_CCMR2_OC3M_Pos (4U) 5026 #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ 5027 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ 5028 #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */ 5029 #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */ 5030 #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */ 5031 5032 #define TIM_CCMR2_OC3CE_Pos (7U) 5033 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ 5034 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ 5035 5036 #define TIM_CCMR2_CC4S_Pos (8U) 5037 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ 5038 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ 5039 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */ 5040 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */ 5041 5042 #define TIM_CCMR2_OC4FE_Pos (10U) 5043 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ 5044 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ 5045 #define TIM_CCMR2_OC4PE_Pos (11U) 5046 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ 5047 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ 5048 5049 #define TIM_CCMR2_OC4M_Pos (12U) 5050 #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ 5051 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ 5052 #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */ 5053 #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */ 5054 #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */ 5055 5056 #define TIM_CCMR2_OC4CE_Pos (15U) 5057 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ 5058 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ 5059 5060 /*----------------------------------------------------------------------------*/ 5061 5062 #define TIM_CCMR2_IC3PSC_Pos (2U) 5063 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ 5064 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ 5065 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */ 5066 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */ 5067 5068 #define TIM_CCMR2_IC3F_Pos (4U) 5069 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ 5070 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ 5071 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */ 5072 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */ 5073 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */ 5074 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */ 5075 5076 #define TIM_CCMR2_IC4PSC_Pos (10U) 5077 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ 5078 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ 5079 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */ 5080 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */ 5081 5082 #define TIM_CCMR2_IC4F_Pos (12U) 5083 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ 5084 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ 5085 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */ 5086 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */ 5087 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */ 5088 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */ 5089 5090 /******************* Bit definition for TIM_CCER register *******************/ 5091 #define TIM_CCER_CC1E_Pos (0U) 5092 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ 5093 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ 5094 #define TIM_CCER_CC1P_Pos (1U) 5095 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ 5096 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ 5097 #define TIM_CCER_CC1NP_Pos (3U) 5098 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ 5099 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ 5100 #define TIM_CCER_CC2E_Pos (4U) 5101 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ 5102 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ 5103 #define TIM_CCER_CC2P_Pos (5U) 5104 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ 5105 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ 5106 #define TIM_CCER_CC2NP_Pos (7U) 5107 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ 5108 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ 5109 #define TIM_CCER_CC3E_Pos (8U) 5110 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ 5111 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ 5112 #define TIM_CCER_CC3P_Pos (9U) 5113 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ 5114 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ 5115 #define TIM_CCER_CC3NP_Pos (11U) 5116 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ 5117 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ 5118 #define TIM_CCER_CC4E_Pos (12U) 5119 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ 5120 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ 5121 #define TIM_CCER_CC4P_Pos (13U) 5122 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ 5123 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ 5124 #define TIM_CCER_CC4NP_Pos (15U) 5125 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ 5126 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ 5127 5128 /******************* Bit definition for TIM_CNT register ********************/ 5129 #define TIM_CNT_CNT_Pos (0U) 5130 #define TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 5131 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ 5132 5133 /******************* Bit definition for TIM_PSC register ********************/ 5134 #define TIM_PSC_PSC_Pos (0U) 5135 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ 5136 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ 5137 5138 /******************* Bit definition for TIM_ARR register ********************/ 5139 #define TIM_ARR_ARR_Pos (0U) 5140 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 5141 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ 5142 5143 /******************* Bit definition for TIM_CCR1 register *******************/ 5144 #define TIM_CCR1_CCR1_Pos (0U) 5145 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ 5146 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ 5147 5148 /******************* Bit definition for TIM_CCR2 register *******************/ 5149 #define TIM_CCR2_CCR2_Pos (0U) 5150 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ 5151 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ 5152 5153 /******************* Bit definition for TIM_CCR3 register *******************/ 5154 #define TIM_CCR3_CCR3_Pos (0U) 5155 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ 5156 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ 5157 5158 /******************* Bit definition for TIM_CCR4 register *******************/ 5159 #define TIM_CCR4_CCR4_Pos (0U) 5160 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ 5161 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ 5162 5163 /******************* Bit definition for TIM_DCR register ********************/ 5164 #define TIM_DCR_DBA_Pos (0U) 5165 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ 5166 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ 5167 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */ 5168 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */ 5169 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */ 5170 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */ 5171 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ 5172 5173 #define TIM_DCR_DBL_Pos (8U) 5174 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ 5175 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ 5176 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */ 5177 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */ 5178 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */ 5179 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */ 5180 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */ 5181 5182 /******************* Bit definition for TIM_DMAR register *******************/ 5183 #define TIM_DMAR_DMAB_Pos (0U) 5184 #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ 5185 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ 5186 5187 /******************* Bit definition for TIM_OR register *********************/ 5188 #define TIM2_OR_ETR_RMP_Pos (0U) 5189 #define TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000007 */ 5190 #define TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM2 ETR remap) */ 5191 #define TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5192 #define TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5193 #define TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000004 */ 5194 #define TIM2_OR_TI4_RMP_Pos (3U) 5195 #define TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000018 */ 5196 #define TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM2 Input 4 remap) */ 5197 #define TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000008 */ 5198 #define TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 5199 5200 #define TIM21_OR_ETR_RMP_Pos (0U) 5201 #define TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 5202 #define TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM21 ETR remap) */ 5203 #define TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5204 #define TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5205 #define TIM21_OR_TI1_RMP_Pos (2U) 5206 #define TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x0000001C */ 5207 #define TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM21 Input 1 remap) */ 5208 #define TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 5209 #define TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 5210 #define TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000010 */ 5211 #define TIM21_OR_TI2_RMP_Pos (5U) 5212 #define TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos) /*!< 0x00000020 */ 5213 #define TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk /*!<TI2_RMP bit (TIM21 Input 2 remap) */ 5214 5215 #define TIM22_OR_ETR_RMP_Pos (0U) 5216 #define TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 5217 #define TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM22 ETR remap) */ 5218 #define TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5219 #define TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5220 #define TIM22_OR_TI1_RMP_Pos (2U) 5221 #define TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x0000000C */ 5222 #define TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM22 Input 1 remap) */ 5223 #define TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 5224 #define TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 5225 5226 5227 /******************************************************************************/ 5228 /* */ 5229 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */ 5230 /* */ 5231 /******************************************************************************/ 5232 5233 /* 5234 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5235 */ 5236 /* Note: No specific macro feature on this device */ 5237 5238 /****************** Bit definition for USART_CR1 register *******************/ 5239 #define USART_CR1_UE_Pos (0U) 5240 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00000001 */ 5241 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */ 5242 #define USART_CR1_UESM_Pos (1U) 5243 #define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) /*!< 0x00000002 */ 5244 #define USART_CR1_UESM USART_CR1_UESM_Msk /*!< USART Enable in STOP Mode */ 5245 #define USART_CR1_RE_Pos (2U) 5246 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ 5247 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */ 5248 #define USART_CR1_TE_Pos (3U) 5249 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ 5250 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */ 5251 #define USART_CR1_IDLEIE_Pos (4U) 5252 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ 5253 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */ 5254 #define USART_CR1_RXNEIE_Pos (5U) 5255 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ 5256 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */ 5257 #define USART_CR1_TCIE_Pos (6U) 5258 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ 5259 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */ 5260 #define USART_CR1_TXEIE_Pos (7U) 5261 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ 5262 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< TXE Interrupt Enable */ 5263 #define USART_CR1_PEIE_Pos (8U) 5264 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ 5265 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */ 5266 #define USART_CR1_PS_Pos (9U) 5267 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ 5268 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */ 5269 #define USART_CR1_PCE_Pos (10U) 5270 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ 5271 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */ 5272 #define USART_CR1_WAKE_Pos (11U) 5273 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ 5274 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Receiver Wakeup method */ 5275 #define USART_CR1_M_Pos (12U) 5276 #define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) /*!< 0x10001000 */ 5277 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */ 5278 #define USART_CR1_M0_Pos (12U) 5279 #define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) /*!< 0x00001000 */ 5280 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - Bit 0 */ 5281 #define USART_CR1_MME_Pos (13U) 5282 #define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) /*!< 0x00002000 */ 5283 #define USART_CR1_MME USART_CR1_MME_Msk /*!< Mute Mode Enable */ 5284 #define USART_CR1_CMIE_Pos (14U) 5285 #define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) /*!< 0x00004000 */ 5286 #define USART_CR1_CMIE USART_CR1_CMIE_Msk /*!< Character match interrupt enable */ 5287 #define USART_CR1_OVER8_Pos (15U) 5288 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ 5289 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */ 5290 #define USART_CR1_DEDT_Pos (16U) 5291 #define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) /*!< 0x001F0000 */ 5292 #define USART_CR1_DEDT USART_CR1_DEDT_Msk /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */ 5293 #define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) /*!< 0x00010000 */ 5294 #define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) /*!< 0x00020000 */ 5295 #define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) /*!< 0x00040000 */ 5296 #define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) /*!< 0x00080000 */ 5297 #define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) /*!< 0x00100000 */ 5298 #define USART_CR1_DEAT_Pos (21U) 5299 #define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) /*!< 0x03E00000 */ 5300 #define USART_CR1_DEAT USART_CR1_DEAT_Msk /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */ 5301 #define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) /*!< 0x00200000 */ 5302 #define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) /*!< 0x00400000 */ 5303 #define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) /*!< 0x00800000 */ 5304 #define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) /*!< 0x01000000 */ 5305 #define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) /*!< 0x02000000 */ 5306 #define USART_CR1_RTOIE_Pos (26U) 5307 #define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) /*!< 0x04000000 */ 5308 #define USART_CR1_RTOIE USART_CR1_RTOIE_Msk /*!< Receive Time Out interrupt enable */ 5309 #define USART_CR1_EOBIE_Pos (27U) 5310 #define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) /*!< 0x08000000 */ 5311 #define USART_CR1_EOBIE USART_CR1_EOBIE_Msk /*!< End of Block interrupt enable */ 5312 #define USART_CR1_M1_Pos (28U) 5313 #define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) /*!< 0x10000000 */ 5314 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - Bit 1 */ 5315 /****************** Bit definition for USART_CR2 register *******************/ 5316 #define USART_CR2_ADDM7_Pos (4U) 5317 #define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) /*!< 0x00000010 */ 5318 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit Address Detection */ 5319 #define USART_CR2_LBDL_Pos (5U) 5320 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ 5321 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */ 5322 #define USART_CR2_LBDIE_Pos (6U) 5323 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ 5324 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */ 5325 #define USART_CR2_LBCL_Pos (8U) 5326 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ 5327 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */ 5328 #define USART_CR2_CPHA_Pos (9U) 5329 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ 5330 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */ 5331 #define USART_CR2_CPOL_Pos (10U) 5332 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ 5333 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */ 5334 #define USART_CR2_CLKEN_Pos (11U) 5335 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ 5336 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */ 5337 #define USART_CR2_STOP_Pos (12U) 5338 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ 5339 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */ 5340 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */ 5341 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */ 5342 #define USART_CR2_LINEN_Pos (14U) 5343 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ 5344 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */ 5345 #define USART_CR2_SWAP_Pos (15U) 5346 #define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) /*!< 0x00008000 */ 5347 #define USART_CR2_SWAP USART_CR2_SWAP_Msk /*!< SWAP TX/RX pins */ 5348 #define USART_CR2_RXINV_Pos (16U) 5349 #define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) /*!< 0x00010000 */ 5350 #define USART_CR2_RXINV USART_CR2_RXINV_Msk /*!< RX pin active level inversion */ 5351 #define USART_CR2_TXINV_Pos (17U) 5352 #define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) /*!< 0x00020000 */ 5353 #define USART_CR2_TXINV USART_CR2_TXINV_Msk /*!< TX pin active level inversion */ 5354 #define USART_CR2_DATAINV_Pos (18U) 5355 #define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) /*!< 0x00040000 */ 5356 #define USART_CR2_DATAINV USART_CR2_DATAINV_Msk /*!< Binary data inversion */ 5357 #define USART_CR2_MSBFIRST_Pos (19U) 5358 #define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) /*!< 0x00080000 */ 5359 #define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk /*!< Most Significant Bit First */ 5360 #define USART_CR2_ABREN_Pos (20U) 5361 #define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) /*!< 0x00100000 */ 5362 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate Enable*/ 5363 #define USART_CR2_ABRMODE_Pos (21U) 5364 #define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) /*!< 0x00600000 */ 5365 #define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */ 5366 #define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) /*!< 0x00200000 */ 5367 #define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) /*!< 0x00400000 */ 5368 #define USART_CR2_RTOEN_Pos (23U) 5369 #define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) /*!< 0x00800000 */ 5370 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-Out enable */ 5371 #define USART_CR2_ADD_Pos (24U) 5372 #define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) /*!< 0xFF000000 */ 5373 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */ 5374 5375 /****************** Bit definition for USART_CR3 register *******************/ 5376 #define USART_CR3_EIE_Pos (0U) 5377 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ 5378 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */ 5379 #define USART_CR3_IREN_Pos (1U) 5380 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ 5381 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */ 5382 #define USART_CR3_IRLP_Pos (2U) 5383 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ 5384 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */ 5385 #define USART_CR3_HDSEL_Pos (3U) 5386 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ 5387 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */ 5388 #define USART_CR3_NACK_Pos (4U) 5389 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ 5390 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< SmartCard NACK enable */ 5391 #define USART_CR3_SCEN_Pos (5U) 5392 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ 5393 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< SmartCard mode enable */ 5394 #define USART_CR3_DMAR_Pos (6U) 5395 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ 5396 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */ 5397 #define USART_CR3_DMAT_Pos (7U) 5398 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ 5399 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */ 5400 #define USART_CR3_RTSE_Pos (8U) 5401 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ 5402 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */ 5403 #define USART_CR3_CTSE_Pos (9U) 5404 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ 5405 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */ 5406 #define USART_CR3_CTSIE_Pos (10U) 5407 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ 5408 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */ 5409 #define USART_CR3_ONEBIT_Pos (11U) 5410 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ 5411 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!< One sample bit method enable */ 5412 #define USART_CR3_OVRDIS_Pos (12U) 5413 #define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) /*!< 0x00001000 */ 5414 #define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk /*!< Overrun Disable */ 5415 #define USART_CR3_DDRE_Pos (13U) 5416 #define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) /*!< 0x00002000 */ 5417 #define USART_CR3_DDRE USART_CR3_DDRE_Msk /*!< DMA Disable on Reception Error */ 5418 #define USART_CR3_DEM_Pos (14U) 5419 #define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) /*!< 0x00004000 */ 5420 #define USART_CR3_DEM USART_CR3_DEM_Msk /*!< Driver Enable Mode */ 5421 #define USART_CR3_DEP_Pos (15U) 5422 #define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) /*!< 0x00008000 */ 5423 #define USART_CR3_DEP USART_CR3_DEP_Msk /*!< Driver Enable Polarity Selection */ 5424 #define USART_CR3_SCARCNT_Pos (17U) 5425 #define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) /*!< 0x000E0000 */ 5426 #define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */ 5427 #define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) /*!< 0x00020000 */ 5428 #define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) /*!< 0x00040000 */ 5429 #define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) /*!< 0x00080000 */ 5430 #define USART_CR3_WUS_Pos (20U) 5431 #define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) /*!< 0x00300000 */ 5432 #define USART_CR3_WUS USART_CR3_WUS_Msk /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */ 5433 #define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) /*!< 0x00100000 */ 5434 #define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) /*!< 0x00200000 */ 5435 #define USART_CR3_WUFIE_Pos (22U) 5436 #define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) /*!< 0x00400000 */ 5437 #define USART_CR3_WUFIE USART_CR3_WUFIE_Msk /*!< Wake Up Interrupt Enable */ 5438 #define USART_CR3_UCESM_Pos (23U) 5439 #define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos) /*!< 0x00800000 */ 5440 #define USART_CR3_UCESM USART_CR3_UCESM_Msk /*!< Clock Enable in Stop mode */ 5441 5442 /****************** Bit definition for USART_BRR register *******************/ 5443 #define USART_BRR_DIV_FRACTION_Pos (0U) 5444 #define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) /*!< 0x0000000F */ 5445 #define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk /*!< Fraction of USARTDIV */ 5446 #define USART_BRR_DIV_MANTISSA_Pos (4U) 5447 #define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) /*!< 0x0000FFF0 */ 5448 #define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk /*!< Mantissa of USARTDIV */ 5449 5450 /****************** Bit definition for USART_GTPR register ******************/ 5451 #define USART_GTPR_PSC_Pos (0U) 5452 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ 5453 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */ 5454 #define USART_GTPR_GT_Pos (8U) 5455 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ 5456 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */ 5457 5458 5459 /******************* Bit definition for USART_RTOR register *****************/ 5460 #define USART_RTOR_RTO_Pos (0U) 5461 #define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */ 5462 #define USART_RTOR_RTO USART_RTOR_RTO_Msk /*!< Receiver Time Out Value */ 5463 #define USART_RTOR_BLEN_Pos (24U) 5464 #define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) /*!< 0xFF000000 */ 5465 #define USART_RTOR_BLEN USART_RTOR_BLEN_Msk /*!< Block Length */ 5466 5467 /******************* Bit definition for USART_RQR register ******************/ 5468 #define USART_RQR_ABRRQ_Pos (0U) 5469 #define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) /*!< 0x00000001 */ 5470 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate Request */ 5471 #define USART_RQR_SBKRQ_Pos (1U) 5472 #define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) /*!< 0x00000002 */ 5473 #define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk /*!< Send Break Request */ 5474 #define USART_RQR_MMRQ_Pos (2U) 5475 #define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) /*!< 0x00000004 */ 5476 #define USART_RQR_MMRQ USART_RQR_MMRQ_Msk /*!< Mute Mode Request */ 5477 #define USART_RQR_RXFRQ_Pos (3U) 5478 #define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) /*!< 0x00000008 */ 5479 #define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk /*!< Receive Data flush Request */ 5480 #define USART_RQR_TXFRQ_Pos (4U) 5481 #define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) /*!< 0x00000010 */ 5482 #define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk /*!< Transmit data flush Request */ 5483 5484 /******************* Bit definition for USART_ISR register ******************/ 5485 #define USART_ISR_PE_Pos (0U) 5486 #define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) /*!< 0x00000001 */ 5487 #define USART_ISR_PE USART_ISR_PE_Msk /*!< Parity Error */ 5488 #define USART_ISR_FE_Pos (1U) 5489 #define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) /*!< 0x00000002 */ 5490 #define USART_ISR_FE USART_ISR_FE_Msk /*!< Framing Error */ 5491 #define USART_ISR_NE_Pos (2U) 5492 #define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) /*!< 0x00000004 */ 5493 #define USART_ISR_NE USART_ISR_NE_Msk /*!< Noise detected Flag */ 5494 #define USART_ISR_ORE_Pos (3U) 5495 #define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) /*!< 0x00000008 */ 5496 #define USART_ISR_ORE USART_ISR_ORE_Msk /*!< OverRun Error */ 5497 #define USART_ISR_IDLE_Pos (4U) 5498 #define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) /*!< 0x00000010 */ 5499 #define USART_ISR_IDLE USART_ISR_IDLE_Msk /*!< IDLE line detected */ 5500 #define USART_ISR_RXNE_Pos (5U) 5501 #define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) /*!< 0x00000020 */ 5502 #define USART_ISR_RXNE USART_ISR_RXNE_Msk /*!< Read Data Register Not Empty */ 5503 #define USART_ISR_TC_Pos (6U) 5504 #define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) /*!< 0x00000040 */ 5505 #define USART_ISR_TC USART_ISR_TC_Msk /*!< Transmission Complete */ 5506 #define USART_ISR_TXE_Pos (7U) 5507 #define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) /*!< 0x00000080 */ 5508 #define USART_ISR_TXE USART_ISR_TXE_Msk /*!< Transmit Data Register Empty */ 5509 #define USART_ISR_LBDF_Pos (8U) 5510 #define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) /*!< 0x00000100 */ 5511 #define USART_ISR_LBDF USART_ISR_LBDF_Msk /*!< LIN Break Detection Flag */ 5512 #define USART_ISR_CTSIF_Pos (9U) 5513 #define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /*!< 0x00000200 */ 5514 #define USART_ISR_CTSIF USART_ISR_CTSIF_Msk /*!< CTS interrupt flag */ 5515 #define USART_ISR_CTS_Pos (10U) 5516 #define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /*!< 0x00000400 */ 5517 #define USART_ISR_CTS USART_ISR_CTS_Msk /*!< CTS flag */ 5518 #define USART_ISR_RTOF_Pos (11U) 5519 #define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /*!< 0x00000800 */ 5520 #define USART_ISR_RTOF USART_ISR_RTOF_Msk /*!< Receiver Time Out */ 5521 #define USART_ISR_EOBF_Pos (12U) 5522 #define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /*!< 0x00001000 */ 5523 #define USART_ISR_EOBF USART_ISR_EOBF_Msk /*!< End Of Block Flag */ 5524 #define USART_ISR_ABRE_Pos (14U) 5525 #define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /*!< 0x00004000 */ 5526 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate Error */ 5527 #define USART_ISR_ABRF_Pos (15U) 5528 #define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /*!< 0x00008000 */ 5529 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate Flag */ 5530 #define USART_ISR_BUSY_Pos (16U) 5531 #define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /*!< 0x00010000 */ 5532 #define USART_ISR_BUSY USART_ISR_BUSY_Msk /*!< Busy Flag */ 5533 #define USART_ISR_CMF_Pos (17U) 5534 #define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /*!< 0x00020000 */ 5535 #define USART_ISR_CMF USART_ISR_CMF_Msk /*!< Character Match Flag */ 5536 #define USART_ISR_SBKF_Pos (18U) 5537 #define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /*!< 0x00040000 */ 5538 #define USART_ISR_SBKF USART_ISR_SBKF_Msk /*!< Send Break Flag */ 5539 #define USART_ISR_RWU_Pos (19U) 5540 #define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /*!< 0x00080000 */ 5541 #define USART_ISR_RWU USART_ISR_RWU_Msk /*!< Receive Wake Up from mute mode Flag */ 5542 #define USART_ISR_WUF_Pos (20U) 5543 #define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /*!< 0x00100000 */ 5544 #define USART_ISR_WUF USART_ISR_WUF_Msk /*!< Wake Up from stop mode Flag */ 5545 #define USART_ISR_TEACK_Pos (21U) 5546 #define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) /*!< 0x00200000 */ 5547 #define USART_ISR_TEACK USART_ISR_TEACK_Msk /*!< Transmit Enable Acknowledge Flag */ 5548 #define USART_ISR_REACK_Pos (22U) 5549 #define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) /*!< 0x00400000 */ 5550 #define USART_ISR_REACK USART_ISR_REACK_Msk /*!< Receive Enable Acknowledge Flag */ 5551 5552 /******************* Bit definition for USART_ICR register ******************/ 5553 #define USART_ICR_PECF_Pos (0U) 5554 #define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) /*!< 0x00000001 */ 5555 #define USART_ICR_PECF USART_ICR_PECF_Msk /*!< Parity Error Clear Flag */ 5556 #define USART_ICR_FECF_Pos (1U) 5557 #define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /*!< 0x00000002 */ 5558 #define USART_ICR_FECF USART_ICR_FECF_Msk /*!< Framing Error Clear Flag */ 5559 #define USART_ICR_NCF_Pos (2U) 5560 #define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos) /*!< 0x00000004 */ 5561 #define USART_ICR_NCF USART_ICR_NCF_Msk /*!< Noise detected Clear Flag */ 5562 #define USART_ICR_ORECF_Pos (3U) 5563 #define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) /*!< 0x00000008 */ 5564 #define USART_ICR_ORECF USART_ICR_ORECF_Msk /*!< OverRun Error Clear Flag */ 5565 #define USART_ICR_IDLECF_Pos (4U) 5566 #define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) /*!< 0x00000010 */ 5567 #define USART_ICR_IDLECF USART_ICR_IDLECF_Msk /*!< IDLE line detected Clear Flag */ 5568 #define USART_ICR_TCCF_Pos (6U) 5569 #define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) /*!< 0x00000040 */ 5570 #define USART_ICR_TCCF USART_ICR_TCCF_Msk /*!< Transmission Complete Clear Flag */ 5571 #define USART_ICR_LBDCF_Pos (8U) 5572 #define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) /*!< 0x00000100 */ 5573 #define USART_ICR_LBDCF USART_ICR_LBDCF_Msk /*!< LIN Break Detection Clear Flag */ 5574 #define USART_ICR_CTSCF_Pos (9U) 5575 #define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) /*!< 0x00000200 */ 5576 #define USART_ICR_CTSCF USART_ICR_CTSCF_Msk /*!< CTS Interrupt Clear Flag */ 5577 #define USART_ICR_RTOCF_Pos (11U) 5578 #define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) /*!< 0x00000800 */ 5579 #define USART_ICR_RTOCF USART_ICR_RTOCF_Msk /*!< Receiver Time Out Clear Flag */ 5580 #define USART_ICR_EOBCF_Pos (12U) 5581 #define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) /*!< 0x00001000 */ 5582 #define USART_ICR_EOBCF USART_ICR_EOBCF_Msk /*!< End Of Block Clear Flag */ 5583 #define USART_ICR_CMCF_Pos (17U) 5584 #define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) /*!< 0x00020000 */ 5585 #define USART_ICR_CMCF USART_ICR_CMCF_Msk /*!< Character Match Clear Flag */ 5586 #define USART_ICR_WUCF_Pos (20U) 5587 #define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) /*!< 0x00100000 */ 5588 #define USART_ICR_WUCF USART_ICR_WUCF_Msk /*!< Wake Up from stop mode Clear Flag */ 5589 5590 /* Compatibility defines with other series */ 5591 #define USART_ICR_NECF USART_ICR_NCF 5592 5593 /******************* Bit definition for USART_RDR register ******************/ 5594 #define USART_RDR_RDR_Pos (0U) 5595 #define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) /*!< 0x000001FF */ 5596 #define USART_RDR_RDR USART_RDR_RDR_Msk /*!< RDR[8:0] bits (Receive Data value) */ 5597 5598 /******************* Bit definition for USART_TDR register ******************/ 5599 #define USART_TDR_TDR_Pos (0U) 5600 #define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) /*!< 0x000001FF */ 5601 #define USART_TDR_TDR USART_TDR_TDR_Msk /*!< TDR[8:0] bits (Transmit Data value) */ 5602 5603 /******************************************************************************/ 5604 /* */ 5605 /* Window WATCHDOG (WWDG) */ 5606 /* */ 5607 /******************************************************************************/ 5608 5609 /******************* Bit definition for WWDG_CR register ********************/ 5610 #define WWDG_CR_T_Pos (0U) 5611 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ 5612 #define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ 5613 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */ 5614 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */ 5615 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */ 5616 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */ 5617 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */ 5618 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */ 5619 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */ 5620 5621 /* Legacy defines */ 5622 #define WWDG_CR_T0 WWDG_CR_T_0 5623 #define WWDG_CR_T1 WWDG_CR_T_1 5624 #define WWDG_CR_T2 WWDG_CR_T_2 5625 #define WWDG_CR_T3 WWDG_CR_T_3 5626 #define WWDG_CR_T4 WWDG_CR_T_4 5627 #define WWDG_CR_T5 WWDG_CR_T_5 5628 #define WWDG_CR_T6 WWDG_CR_T_6 5629 5630 #define WWDG_CR_WDGA_Pos (7U) 5631 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ 5632 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */ 5633 5634 /******************* Bit definition for WWDG_CFR register *******************/ 5635 #define WWDG_CFR_W_Pos (0U) 5636 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ 5637 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */ 5638 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */ 5639 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */ 5640 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */ 5641 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */ 5642 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */ 5643 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */ 5644 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */ 5645 5646 /* Legacy defines */ 5647 #define WWDG_CFR_W0 WWDG_CFR_W_0 5648 #define WWDG_CFR_W1 WWDG_CFR_W_1 5649 #define WWDG_CFR_W2 WWDG_CFR_W_2 5650 #define WWDG_CFR_W3 WWDG_CFR_W_3 5651 #define WWDG_CFR_W4 WWDG_CFR_W_4 5652 #define WWDG_CFR_W5 WWDG_CFR_W_5 5653 #define WWDG_CFR_W6 WWDG_CFR_W_6 5654 5655 #define WWDG_CFR_WDGTB_Pos (7U) 5656 #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ 5657 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */ 5658 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */ 5659 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */ 5660 5661 /* Legacy defines */ 5662 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 5663 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 5664 5665 #define WWDG_CFR_EWI_Pos (9U) 5666 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ 5667 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */ 5668 5669 /******************* Bit definition for WWDG_SR register ********************/ 5670 #define WWDG_SR_EWIF_Pos (0U) 5671 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ 5672 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */ 5673 5674 /** 5675 * @} 5676 */ 5677 5678 /** 5679 * @} 5680 */ 5681 5682 /** @addtogroup Exported_macros 5683 * @{ 5684 */ 5685 5686 /******************************* ADC Instances ********************************/ 5687 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) 5688 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) 5689 5690 /******************************* CRC Instances ********************************/ 5691 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) 5692 5693 /******************************* DMA Instances *********************************/ 5694 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \ 5695 ((INSTANCE) == DMA1_Channel2) || \ 5696 ((INSTANCE) == DMA1_Channel3) || \ 5697 ((INSTANCE) == DMA1_Channel4) || \ 5698 ((INSTANCE) == DMA1_Channel5) || \ 5699 ((INSTANCE) == DMA1_Channel6) || \ 5700 ((INSTANCE) == DMA1_Channel7)) 5701 5702 /******************************* GPIO Instances *******************************/ 5703 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 5704 ((INSTANCE) == GPIOB) || \ 5705 ((INSTANCE) == GPIOC) || \ 5706 ((INSTANCE) == GPIOD) || \ 5707 ((INSTANCE) == GPIOE) || \ 5708 ((INSTANCE) == GPIOH)) 5709 5710 #define IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 5711 ((INSTANCE) == GPIOB) || \ 5712 ((INSTANCE) == GPIOC) || \ 5713 ((INSTANCE) == GPIOD)) 5714 5715 /******************************** I2C Instances *******************************/ 5716 #define IS_I2C_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1) 5717 5718 /****************** I2C Instances : wakeup capability from stop modes *********/ 5719 #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1)) 5720 5721 5722 5723 5724 /****************************** RTC Instances *********************************/ 5725 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) 5726 5727 /******************************** SMBUS Instances *****************************/ 5728 #define IS_SMBUS_INSTANCE(INSTANCE) ((INSTANCE) == I2C1) 5729 5730 /******************************** SPI Instances *******************************/ 5731 #define IS_SPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI1) 5732 5733 /****************** LPTIM Instances : All supported instances *****************/ 5734 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 5735 5736 /************* LPTIM instances supporting the encoder mode feature ************/ 5737 #define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 5738 5739 /****************** TIM Instances : All supported instances *******************/ 5740 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5741 ((INSTANCE) == TIM21) || \ 5742 ((INSTANCE) == TIM22)) 5743 5744 /************* TIM Instances : at least 1 capture/compare channel *************/ 5745 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5746 ((INSTANCE) == TIM21) || \ 5747 ((INSTANCE) == TIM22)) 5748 5749 /************ TIM Instances : at least 2 capture/compare channels *************/ 5750 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5751 ((INSTANCE) == TIM21) || \ 5752 ((INSTANCE) == TIM22)) 5753 5754 /************ TIM Instances : at least 3 capture/compare channels *************/ 5755 #define IS_TIM_CC3_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5756 5757 /************ TIM Instances : at least 4 capture/compare channels *************/ 5758 #define IS_TIM_CC4_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5759 5760 /****************** TIM Instances : DMA requests generation (UDE) *************/ 5761 #define IS_TIM_DMA_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5762 5763 /************ TIM Instances : DMA requests generation (CCxDE) *****************/ 5764 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5765 5766 /******************** TIM Instances : DMA burst feature ***********************/ 5767 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5768 5769 /******************* TIM Instances : output(s) available **********************/ 5770 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ 5771 ((((INSTANCE) == TIM2) && \ 5772 (((CHANNEL) == TIM_CHANNEL_1) || \ 5773 ((CHANNEL) == TIM_CHANNEL_2) || \ 5774 ((CHANNEL) == TIM_CHANNEL_3) || \ 5775 ((CHANNEL) == TIM_CHANNEL_4))) \ 5776 || \ 5777 (((INSTANCE) == TIM21) && \ 5778 (((CHANNEL) == TIM_CHANNEL_1) || \ 5779 ((CHANNEL) == TIM_CHANNEL_2))) \ 5780 || \ 5781 (((INSTANCE) == TIM22) && \ 5782 (((CHANNEL) == TIM_CHANNEL_1) || \ 5783 ((CHANNEL) == TIM_CHANNEL_2)))) 5784 5785 /****************** TIM Instances : supporting clock division *****************/ 5786 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5787 ((INSTANCE) == TIM21) || \ 5788 ((INSTANCE) == TIM22)) 5789 5790 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ 5791 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5792 ((INSTANCE) == TIM21)) 5793 5794 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ 5795 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5796 ((INSTANCE) == TIM21) || \ 5797 ((INSTANCE) == TIM22)) 5798 5799 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/ 5800 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5801 ((INSTANCE) == TIM21)) 5802 5803 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/ 5804 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5805 ((INSTANCE) == TIM21) || \ 5806 ((INSTANCE) == TIM22)) 5807 5808 /****************** TIM Instances : supporting counting mode selection ********/ 5809 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5810 ((INSTANCE) == TIM21) || \ 5811 ((INSTANCE) == TIM22)) 5812 5813 /****************** TIM Instances : supporting encoder interface **************/ 5814 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5815 ((INSTANCE) == TIM21) || \ 5816 ((INSTANCE) == TIM22)) 5817 5818 /***************** TIM Instances : external trigger input available ************/ 5819 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5820 ((INSTANCE) == TIM21) || \ 5821 ((INSTANCE) == TIM22)) 5822 5823 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ 5824 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5825 ((INSTANCE) == TIM21) || \ 5826 ((INSTANCE) == TIM22)) 5827 5828 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ 5829 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5830 ((INSTANCE) == TIM21) || \ 5831 ((INSTANCE) == TIM22)) 5832 5833 /****************** TIM Instances : remapping capability **********************/ 5834 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 5835 ((INSTANCE) == TIM21) || \ 5836 ((INSTANCE) == TIM22)) 5837 5838 /******************* TIM Instances : output(s) OCXEC register *****************/ 5839 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5840 5841 /******************* TIM Instances : Timer input XOR function *****************/ 5842 #define IS_TIM_XOR_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 5843 5844 /******************** UART Instances : Asynchronous mode **********************/ 5845 #define IS_UART_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5846 5847 /******************** USART Instances : Synchronous mode **********************/ 5848 #define IS_USART_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5849 5850 /****************** USART Instances : Auto Baud Rate detection ****************/ 5851 5852 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5853 5854 /****************** UART Instances : Driver Enable *****************/ 5855 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART2) || \ 5856 ((INSTANCE) == LPUART1)) 5857 5858 /******************** UART Instances : Half-Duplex mode **********************/ 5859 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART2) || \ 5860 ((INSTANCE) == LPUART1)) 5861 5862 /******************** UART Instances : LIN mode **********************/ 5863 #define IS_UART_LIN_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5864 5865 /******************** UART Instances : Wake-up from Stop mode **********************/ 5866 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART2) || \ 5867 ((INSTANCE) == LPUART1)) 5868 5869 /****************** UART Instances : Hardware Flow control ********************/ 5870 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART2) || \ 5871 ((INSTANCE) == LPUART1)) 5872 5873 /********************* UART Instances : Smard card mode ***********************/ 5874 #define IS_SMARTCARD_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5875 5876 /*********************** UART Instances : IRDA mode ***************************/ 5877 #define IS_IRDA_INSTANCE(INSTANCE) ((INSTANCE) == USART2) 5878 5879 /******************** LPUART Instance *****************************************/ 5880 #define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) 5881 5882 /****************************** IWDG Instances ********************************/ 5883 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) 5884 5885 /****************************** WWDG Instances ********************************/ 5886 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) 5887 5888 /** 5889 * @} 5890 */ 5891 5892 /******************************************************************************/ 5893 /* For a painless codes migration between the STM32L0xx device product */ 5894 /* lines, the aliases defined below are put in place to overcome the */ 5895 /* differences in the interrupt handlers and IRQn definitions. */ 5896 /* No need to update developed interrupt code when moving across */ 5897 /* product lines within the same STM32L0 Family */ 5898 /******************************************************************************/ 5899 5900 /* Aliases for __IRQn */ 5901 5902 #define RNG_LPUART1_IRQn LPUART1_IRQn 5903 #define AES_LPUART1_IRQn LPUART1_IRQn 5904 #define AES_RNG_LPUART1_IRQn LPUART1_IRQn 5905 #define RCC_CRS_IRQn RCC_IRQn 5906 #define DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn 5907 #define ADC1_COMP_IRQn ADC1_IRQn 5908 #define SVC_IRQn SVCall_IRQn 5909 5910 /* Aliases for __IRQHandler */ 5911 #define RNG_LPUART1_IRQHandler LPUART1_IRQHandler 5912 #define AES_LPUART1_IRQHandler LPUART1_IRQHandler 5913 #define AES_RNG_LPUART1_IRQHandler LPUART1_IRQHandler 5914 #define RCC_CRS_IRQHandler RCC_IRQHandler 5915 #define DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler 5916 #define ADC1_COMP_IRQHandler ADC1_IRQHandler 5917 5918 /** 5919 * @} 5920 */ 5921 5922 /** 5923 * @} 5924 */ 5925 5926 #ifdef __cplusplus 5927 } 5928 #endif /* __cplusplus */ 5929 5930 #endif /* __STM32L010xB_H */ 5931 5932 5933 5934
