1 /** 2 ****************************************************************************** 3 * @file stm32f401xe.h 4 * @author MCD Application Team 5 * @brief CMSIS STM32F401xE Device Peripheral Access Layer Header File. 6 * 7 * This file contains: 8 * - Data structures and the address mapping for all peripherals 9 * - peripherals registers declarations and bits definition 10 * - Macros to access peripheral’s registers hardware 11 * 12 ****************************************************************************** 13 * @attention 14 * 15 * Copyright (c) 2017 STMicroelectronics. 16 * All rights reserved. 17 * 18 * This software is licensed under terms that can be found in the LICENSE file 19 * in the root directory of this software component. 20 * If no LICENSE file comes with this software, it is provided AS-IS. 21 * 22 ****************************************************************************** 23 */ 24 25 /** @addtogroup CMSIS_Device 26 * @{ 27 */ 28 29 /** @addtogroup stm32f401xe 30 * @{ 31 */ 32 33 #ifndef __STM32F401xE_H 34 #define __STM32F401xE_H 35 36 #ifdef __cplusplus 37 extern "C" { 38 #endif /* __cplusplus */ 39 40 /** @addtogroup Configuration_section_for_CMSIS 41 * @{ 42 */ 43 44 /** 45 * @brief Configuration of the Cortex-M4 Processor and Core Peripherals 46 */ 47 #define __CM4_REV 0x0001U /*!< Core revision r0p1 */ 48 #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */ 49 #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */ 50 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ 51 #define __FPU_PRESENT 1U /*!< FPU present */ 52 53 /** 54 * @} 55 */ 56 57 /** @addtogroup Peripheral_interrupt_number_definition 58 * @{ 59 */ 60 61 /** 62 * @brief STM32F4XX Interrupt Number Definition, according to the selected device 63 * in @ref Library_configuration_section 64 */ 65 typedef enum 66 { 67 /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ 68 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ 69 MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */ 70 BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */ 71 UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */ 72 SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */ 73 DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */ 74 PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */ 75 SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */ 76 /****** STM32 specific Interrupt Numbers **********************************************************************/ 77 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ 78 PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */ 79 TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */ 80 RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */ 81 FLASH_IRQn = 4, /*!< FLASH global Interrupt */ 82 RCC_IRQn = 5, /*!< RCC global Interrupt */ 83 EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ 84 EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ 85 EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ 86 EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ 87 EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ 88 DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */ 89 DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */ 90 DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */ 91 DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */ 92 DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */ 93 DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */ 94 DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */ 95 ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */ 96 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ 97 TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ 98 TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ 99 TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ 100 TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ 101 TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ 102 TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ 103 TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ 104 I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ 105 I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ 106 I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ 107 I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ 108 SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ 109 SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ 110 USART1_IRQn = 37, /*!< USART1 global Interrupt */ 111 USART2_IRQn = 38, /*!< USART2 global Interrupt */ 112 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ 113 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ 114 OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ 115 DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ 116 SDIO_IRQn = 49, /*!< SDIO global Interrupt */ 117 TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ 118 SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ 119 DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ 120 DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ 121 DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ 122 DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ 123 DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ 124 OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ 125 DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ 126 DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ 127 DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ 128 USART6_IRQn = 71, /*!< USART6 global interrupt */ 129 I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ 130 I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ 131 FPU_IRQn = 81, /*!< FPU global interrupt */ 132 SPI4_IRQn = 84 /*!< SPI4 global Interrupt */ 133 } IRQn_Type; 134 135 /** 136 * @} 137 */ 138 139 #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ 140 #include "system_stm32f4xx.h" 141 #include <stdint.h> 142 143 /** @addtogroup Peripheral_registers_structures 144 * @{ 145 */ 146 147 /** 148 * @brief Analog to Digital Converter 149 */ 150 151 typedef struct 152 { 153 __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */ 154 __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */ 155 __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */ 156 __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */ 157 __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */ 158 __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */ 159 __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */ 160 __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */ 161 __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */ 162 __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */ 163 __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */ 164 __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */ 165 __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */ 166 __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */ 167 __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/ 168 __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */ 169 __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */ 170 __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */ 171 __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */ 172 __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */ 173 } ADC_TypeDef; 174 175 typedef struct 176 { 177 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */ 178 __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */ 179 __IO uint32_t CDR; /*!< ADC common regular data register for dual 180 AND triple modes, Address offset: ADC1 base address + 0x308 */ 181 } ADC_Common_TypeDef; 182 183 /** 184 * @brief CRC calculation unit 185 */ 186 187 typedef struct 188 { 189 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ 190 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ 191 uint8_t RESERVED0; /*!< Reserved, 0x05 */ 192 uint16_t RESERVED1; /*!< Reserved, 0x06 */ 193 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ 194 } CRC_TypeDef; 195 196 /** 197 * @brief Debug MCU 198 */ 199 200 typedef struct 201 { 202 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ 203 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ 204 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ 205 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ 206 }DBGMCU_TypeDef; 207 208 209 /** 210 * @brief DMA Controller 211 */ 212 213 typedef struct 214 { 215 __IO uint32_t CR; /*!< DMA stream x configuration register */ 216 __IO uint32_t NDTR; /*!< DMA stream x number of data register */ 217 __IO uint32_t PAR; /*!< DMA stream x peripheral address register */ 218 __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */ 219 __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */ 220 __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ 221 } DMA_Stream_TypeDef; 222 223 typedef struct 224 { 225 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ 226 __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */ 227 __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */ 228 __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */ 229 } DMA_TypeDef; 230 231 /** 232 * @brief External Interrupt/Event Controller 233 */ 234 235 typedef struct 236 { 237 __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */ 238 __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */ 239 __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */ 240 __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */ 241 __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */ 242 __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */ 243 } EXTI_TypeDef; 244 245 /** 246 * @brief FLASH Registers 247 */ 248 249 typedef struct 250 { 251 __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */ 252 __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */ 253 __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */ 254 __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */ 255 __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */ 256 __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */ 257 __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */ 258 } FLASH_TypeDef; 259 260 /** 261 * @brief General Purpose I/O 262 */ 263 264 typedef struct 265 { 266 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ 267 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ 268 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ 269 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ 270 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ 271 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ 272 __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ 273 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ 274 __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ 275 } GPIO_TypeDef; 276 277 /** 278 * @brief System configuration controller 279 */ 280 281 typedef struct 282 { 283 __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */ 284 __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */ 285 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ 286 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ 287 __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */ 288 } SYSCFG_TypeDef; 289 290 /** 291 * @brief Inter-integrated Circuit Interface 292 */ 293 294 typedef struct 295 { 296 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ 297 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ 298 __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */ 299 __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */ 300 __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */ 301 __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */ 302 __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */ 303 __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */ 304 __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */ 305 __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */ 306 } I2C_TypeDef; 307 308 /** 309 * @brief Independent WATCHDOG 310 */ 311 312 typedef struct 313 { 314 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ 315 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ 316 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ 317 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ 318 } IWDG_TypeDef; 319 320 321 /** 322 * @brief Power Control 323 */ 324 325 typedef struct 326 { 327 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ 328 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ 329 } PWR_TypeDef; 330 331 /** 332 * @brief Reset and Clock Control 333 */ 334 335 typedef struct 336 { 337 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ 338 __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */ 339 __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */ 340 __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */ 341 __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */ 342 __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */ 343 __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */ 344 uint32_t RESERVED0; /*!< Reserved, 0x1C */ 345 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */ 346 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ 347 uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */ 348 __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */ 349 __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */ 350 __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */ 351 uint32_t RESERVED2; /*!< Reserved, 0x3C */ 352 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */ 353 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */ 354 uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */ 355 __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */ 356 __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */ 357 __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */ 358 uint32_t RESERVED4; /*!< Reserved, 0x5C */ 359 __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */ 360 __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */ 361 uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */ 362 __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */ 363 __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */ 364 uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */ 365 __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */ 366 __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */ 367 uint32_t RESERVED7[1]; /*!< Reserved, 0x88 */ 368 __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */ 369 } RCC_TypeDef; 370 371 /** 372 * @brief Real-Time Clock 373 */ 374 375 typedef struct 376 { 377 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ 378 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ 379 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ 380 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ 381 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ 382 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ 383 __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */ 384 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ 385 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ 386 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ 387 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ 388 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ 389 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ 390 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ 391 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ 392 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ 393 __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */ 394 __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */ 395 __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */ 396 uint32_t RESERVED7; /*!< Reserved, 0x4C */ 397 __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */ 398 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ 399 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ 400 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ 401 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ 402 __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ 403 __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ 404 __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ 405 __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ 406 __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ 407 __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ 408 __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ 409 __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ 410 __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ 411 __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ 412 __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ 413 __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ 414 __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ 415 __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ 416 __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ 417 } RTC_TypeDef; 418 419 /** 420 * @brief SD host Interface 421 */ 422 423 typedef struct 424 { 425 __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */ 426 __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */ 427 __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */ 428 __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */ 429 __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */ 430 __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */ 431 __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */ 432 __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */ 433 __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */ 434 __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */ 435 __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */ 436 __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */ 437 __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */ 438 __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */ 439 __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */ 440 __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */ 441 uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */ 442 __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */ 443 uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */ 444 __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */ 445 } SDIO_TypeDef; 446 447 /** 448 * @brief Serial Peripheral Interface 449 */ 450 451 typedef struct 452 { 453 __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */ 454 __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */ 455 __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */ 456 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ 457 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ 458 __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */ 459 __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */ 460 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ 461 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ 462 } SPI_TypeDef; 463 464 465 /** 466 * @brief TIM 467 */ 468 469 typedef struct 470 { 471 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ 472 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ 473 __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ 474 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ 475 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ 476 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ 477 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ 478 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ 479 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ 480 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ 481 __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */ 482 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ 483 __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ 484 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ 485 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ 486 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ 487 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ 488 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ 489 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ 490 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ 491 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ 492 } TIM_TypeDef; 493 494 /** 495 * @brief Universal Synchronous Asynchronous Receiver Transmitter 496 */ 497 498 typedef struct 499 { 500 __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */ 501 __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */ 502 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */ 503 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */ 504 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */ 505 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */ 506 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */ 507 } USART_TypeDef; 508 509 /** 510 * @brief Window WATCHDOG 511 */ 512 513 typedef struct 514 { 515 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ 516 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ 517 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ 518 } WWDG_TypeDef; 519 /** 520 * @brief USB_OTG_Core_Registers 521 */ 522 typedef struct 523 { 524 __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */ 525 __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */ 526 __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */ 527 __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */ 528 __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */ 529 __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */ 530 __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */ 531 __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */ 532 __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */ 533 __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */ 534 __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */ 535 __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */ 536 uint32_t Reserved30[2]; /*!< Reserved 030h */ 537 __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */ 538 __IO uint32_t CID; /*!< User ID Register 03Ch */ 539 uint32_t Reserved40[48]; /*!< Reserved 0x40-0xFF */ 540 __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */ 541 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */ 542 } USB_OTG_GlobalTypeDef; 543 544 /** 545 * @brief USB_OTG_device_Registers 546 */ 547 typedef struct 548 { 549 __IO uint32_t DCFG; /*!< dev Configuration Register 800h */ 550 __IO uint32_t DCTL; /*!< dev Control Register 804h */ 551 __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */ 552 uint32_t Reserved0C; /*!< Reserved 80Ch */ 553 __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */ 554 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */ 555 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */ 556 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */ 557 uint32_t Reserved20; /*!< Reserved 820h */ 558 uint32_t Reserved9; /*!< Reserved 824h */ 559 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */ 560 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */ 561 __IO uint32_t DTHRCTL; /*!< dev threshold 830h */ 562 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */ 563 __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */ 564 __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */ 565 uint32_t Reserved40; /*!< dedicated EP mask 840h */ 566 __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */ 567 uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */ 568 __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */ 569 } USB_OTG_DeviceTypeDef; 570 571 /** 572 * @brief USB_OTG_IN_Endpoint-Specific_Register 573 */ 574 typedef struct 575 { 576 __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */ 577 uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */ 578 __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */ 579 uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */ 580 __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */ 581 __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */ 582 __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */ 583 uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */ 584 } USB_OTG_INEndpointTypeDef; 585 586 /** 587 * @brief USB_OTG_OUT_Endpoint-Specific_Registers 588 */ 589 typedef struct 590 { 591 __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */ 592 uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */ 593 __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */ 594 uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */ 595 __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */ 596 __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */ 597 uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */ 598 } USB_OTG_OUTEndpointTypeDef; 599 600 /** 601 * @brief USB_OTG_Host_Mode_Register_Structures 602 */ 603 typedef struct 604 { 605 __IO uint32_t HCFG; /*!< Host Configuration Register 400h */ 606 __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */ 607 __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */ 608 uint32_t Reserved40C; /*!< Reserved 40Ch */ 609 __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */ 610 __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */ 611 __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */ 612 } USB_OTG_HostTypeDef; 613 614 /** 615 * @brief USB_OTG_Host_Channel_Specific_Registers 616 */ 617 typedef struct 618 { 619 __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */ 620 __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */ 621 __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */ 622 __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */ 623 __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */ 624 __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */ 625 uint32_t Reserved[2]; /*!< Reserved */ 626 } USB_OTG_HostChannelTypeDef; 627 628 /** 629 * @} 630 */ 631 632 /** @addtogroup Peripheral_memory_map 633 * @{ 634 */ 635 #define FLASH_BASE 0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region */ 636 #define SRAM1_BASE 0x20000000UL /*!< SRAM1(96 KB) base address in the alias region */ 637 #define PERIPH_BASE 0x40000000UL /*!< Peripheral base address in the alias region */ 638 #define SRAM1_BB_BASE 0x22000000UL /*!< SRAM1(96 KB) base address in the bit-band region */ 639 #define PERIPH_BB_BASE 0x42000000UL /*!< Peripheral base address in the bit-band region */ 640 #define BKPSRAM_BB_BASE 0x42480000UL /*!< Backup SRAM(4 KB) base address in the bit-band region */ 641 #define FLASH_END 0x0807FFFFUL /*!< FLASH end address */ 642 #define FLASH_OTP_BASE 0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */ 643 #define FLASH_OTP_END 0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */ 644 645 /* Legacy defines */ 646 #define SRAM_BASE SRAM1_BASE 647 #define SRAM_BB_BASE SRAM1_BB_BASE 648 649 /*!< Peripheral memory map */ 650 #define APB1PERIPH_BASE PERIPH_BASE 651 #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) 652 #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) 653 #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL) 654 655 /*!< APB1 peripherals */ 656 #define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL) 657 #define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL) 658 #define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL) 659 #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL) 660 #define RTC_BASE (APB1PERIPH_BASE + 0x2800UL) 661 #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL) 662 #define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL) 663 #define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL) 664 #define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL) 665 #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL) 666 #define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL) 667 #define USART2_BASE (APB1PERIPH_BASE + 0x4400UL) 668 #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL) 669 #define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL) 670 #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL) 671 #define PWR_BASE (APB1PERIPH_BASE + 0x7000UL) 672 673 /*!< APB2 peripherals */ 674 #define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL) 675 #define USART1_BASE (APB2PERIPH_BASE + 0x1000UL) 676 #define USART6_BASE (APB2PERIPH_BASE + 0x1400UL) 677 #define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL) 678 #define ADC1_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL) 679 /* Legacy define */ 680 #define ADC_BASE ADC1_COMMON_BASE 681 #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL) 682 #define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL) 683 #define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL) 684 #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL) 685 #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL) 686 #define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL) 687 #define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL) 688 #define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL) 689 690 /*!< AHB1 peripherals */ 691 #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL) 692 #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL) 693 #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL) 694 #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL) 695 #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL) 696 #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL) 697 #define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL) 698 #define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL) 699 #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL) 700 #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL) 701 #define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) 702 #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) 703 #define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) 704 #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) 705 #define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) 706 #define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) 707 #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) 708 #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) 709 #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL) 710 #define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) 711 #define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) 712 #define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) 713 #define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) 714 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) 715 #define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) 716 #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) 717 #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) 718 719 720 /*!< Debug MCU registers base address */ 721 #define DBGMCU_BASE 0xE0042000UL 722 /*!< USB registers base address */ 723 #define USB_OTG_FS_PERIPH_BASE 0x50000000UL 724 725 #define USB_OTG_GLOBAL_BASE 0x000UL 726 #define USB_OTG_DEVICE_BASE 0x800UL 727 #define USB_OTG_IN_ENDPOINT_BASE 0x900UL 728 #define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL 729 #define USB_OTG_EP_REG_SIZE 0x20UL 730 #define USB_OTG_HOST_BASE 0x400UL 731 #define USB_OTG_HOST_PORT_BASE 0x440UL 732 #define USB_OTG_HOST_CHANNEL_BASE 0x500UL 733 #define USB_OTG_HOST_CHANNEL_SIZE 0x20UL 734 #define USB_OTG_PCGCCTL_BASE 0xE00UL 735 #define USB_OTG_FIFO_BASE 0x1000UL 736 #define USB_OTG_FIFO_SIZE 0x1000UL 737 738 #define UID_BASE 0x1FFF7A10UL /*!< Unique device ID register base address */ 739 #define FLASHSIZE_BASE 0x1FFF7A22UL /*!< FLASH Size register base address */ 740 #define PACKAGE_BASE 0x1FFF7BF0UL /*!< Package size register base address */ 741 /** 742 * @} 743 */ 744 745 /** @addtogroup Peripheral_declaration 746 * @{ 747 */ 748 #define TIM2 ((TIM_TypeDef *) TIM2_BASE) 749 #define TIM3 ((TIM_TypeDef *) TIM3_BASE) 750 #define TIM4 ((TIM_TypeDef *) TIM4_BASE) 751 #define TIM5 ((TIM_TypeDef *) TIM5_BASE) 752 #define RTC ((RTC_TypeDef *) RTC_BASE) 753 #define WWDG ((WWDG_TypeDef *) WWDG_BASE) 754 #define IWDG ((IWDG_TypeDef *) IWDG_BASE) 755 #define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE) 756 #define SPI2 ((SPI_TypeDef *) SPI2_BASE) 757 #define SPI3 ((SPI_TypeDef *) SPI3_BASE) 758 #define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE) 759 #define USART2 ((USART_TypeDef *) USART2_BASE) 760 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) 761 #define I2C2 ((I2C_TypeDef *) I2C2_BASE) 762 #define I2C3 ((I2C_TypeDef *) I2C3_BASE) 763 #define PWR ((PWR_TypeDef *) PWR_BASE) 764 #define TIM1 ((TIM_TypeDef *) TIM1_BASE) 765 #define USART1 ((USART_TypeDef *) USART1_BASE) 766 #define USART6 ((USART_TypeDef *) USART6_BASE) 767 #define ADC1 ((ADC_TypeDef *) ADC1_BASE) 768 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) 769 /* Legacy define */ 770 #define ADC ADC1_COMMON 771 #define SDIO ((SDIO_TypeDef *) SDIO_BASE) 772 #define SPI1 ((SPI_TypeDef *) SPI1_BASE) 773 #define SPI4 ((SPI_TypeDef *) SPI4_BASE) 774 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) 775 #define EXTI ((EXTI_TypeDef *) EXTI_BASE) 776 #define TIM9 ((TIM_TypeDef *) TIM9_BASE) 777 #define TIM10 ((TIM_TypeDef *) TIM10_BASE) 778 #define TIM11 ((TIM_TypeDef *) TIM11_BASE) 779 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) 780 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) 781 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) 782 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) 783 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) 784 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) 785 #define CRC ((CRC_TypeDef *) CRC_BASE) 786 #define RCC ((RCC_TypeDef *) RCC_BASE) 787 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) 788 #define DMA1 ((DMA_TypeDef *) DMA1_BASE) 789 #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) 790 #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) 791 #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) 792 #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) 793 #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) 794 #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) 795 #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) 796 #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) 797 #define DMA2 ((DMA_TypeDef *) DMA2_BASE) 798 #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) 799 #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) 800 #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) 801 #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) 802 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) 803 #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) 804 #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) 805 #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) 806 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) 807 #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) 808 809 /** 810 * @} 811 */ 812 813 /** @addtogroup Exported_constants 814 * @{ 815 */ 816 817 /** @addtogroup Hardware_Constant_Definition 818 * @{ 819 */ 820 #define LSI_STARTUP_TIME 40U /*!< LSI Maximum startup time in us */ 821 /** 822 * @} 823 */ 824 825 /** @addtogroup Peripheral_Registers_Bits_Definition 826 * @{ 827 */ 828 829 /******************************************************************************/ 830 /* Peripheral Registers_Bits_Definition */ 831 /******************************************************************************/ 832 833 /******************************************************************************/ 834 /* */ 835 /* Analog to Digital Converter */ 836 /* */ 837 /******************************************************************************/ 838 839 /******************** Bit definition for ADC_SR register ********************/ 840 #define ADC_SR_AWD_Pos (0U) 841 #define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) /*!< 0x00000001 */ 842 #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */ 843 #define ADC_SR_EOC_Pos (1U) 844 #define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) /*!< 0x00000002 */ 845 #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */ 846 #define ADC_SR_JEOC_Pos (2U) 847 #define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) /*!< 0x00000004 */ 848 #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */ 849 #define ADC_SR_JSTRT_Pos (3U) 850 #define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */ 851 #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */ 852 #define ADC_SR_STRT_Pos (4U) 853 #define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) /*!< 0x00000010 */ 854 #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */ 855 #define ADC_SR_OVR_Pos (5U) 856 #define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) /*!< 0x00000020 */ 857 #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */ 858 859 /******************* Bit definition for ADC_CR1 register ********************/ 860 #define ADC_CR1_AWDCH_Pos (0U) 861 #define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */ 862 #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */ 863 #define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */ 864 #define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */ 865 #define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */ 866 #define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */ 867 #define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */ 868 #define ADC_CR1_EOCIE_Pos (5U) 869 #define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */ 870 #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */ 871 #define ADC_CR1_AWDIE_Pos (6U) 872 #define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */ 873 #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */ 874 #define ADC_CR1_JEOCIE_Pos (7U) 875 #define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */ 876 #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */ 877 #define ADC_CR1_SCAN_Pos (8U) 878 #define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */ 879 #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */ 880 #define ADC_CR1_AWDSGL_Pos (9U) 881 #define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */ 882 #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */ 883 #define ADC_CR1_JAUTO_Pos (10U) 884 #define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */ 885 #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */ 886 #define ADC_CR1_DISCEN_Pos (11U) 887 #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */ 888 #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */ 889 #define ADC_CR1_JDISCEN_Pos (12U) 890 #define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */ 891 #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */ 892 #define ADC_CR1_DISCNUM_Pos (13U) 893 #define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */ 894 #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */ 895 #define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */ 896 #define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */ 897 #define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */ 898 #define ADC_CR1_JAWDEN_Pos (22U) 899 #define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */ 900 #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */ 901 #define ADC_CR1_AWDEN_Pos (23U) 902 #define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */ 903 #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */ 904 #define ADC_CR1_RES_Pos (24U) 905 #define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) /*!< 0x03000000 */ 906 #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */ 907 #define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) /*!< 0x01000000 */ 908 #define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) /*!< 0x02000000 */ 909 #define ADC_CR1_OVRIE_Pos (26U) 910 #define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */ 911 #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */ 912 913 /******************* Bit definition for ADC_CR2 register ********************/ 914 #define ADC_CR2_ADON_Pos (0U) 915 #define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) /*!< 0x00000001 */ 916 #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */ 917 #define ADC_CR2_CONT_Pos (1U) 918 #define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) /*!< 0x00000002 */ 919 #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */ 920 #define ADC_CR2_DMA_Pos (8U) 921 #define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) /*!< 0x00000100 */ 922 #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */ 923 #define ADC_CR2_DDS_Pos (9U) 924 #define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) /*!< 0x00000200 */ 925 #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */ 926 #define ADC_CR2_EOCS_Pos (10U) 927 #define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */ 928 #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */ 929 #define ADC_CR2_ALIGN_Pos (11U) 930 #define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */ 931 #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */ 932 #define ADC_CR2_JEXTSEL_Pos (16U) 933 #define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */ 934 #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */ 935 #define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */ 936 #define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */ 937 #define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */ 938 #define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */ 939 #define ADC_CR2_JEXTEN_Pos (20U) 940 #define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */ 941 #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */ 942 #define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */ 943 #define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */ 944 #define ADC_CR2_JSWSTART_Pos (22U) 945 #define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */ 946 #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */ 947 #define ADC_CR2_EXTSEL_Pos (24U) 948 #define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */ 949 #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */ 950 #define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */ 951 #define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */ 952 #define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */ 953 #define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */ 954 #define ADC_CR2_EXTEN_Pos (28U) 955 #define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */ 956 #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */ 957 #define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */ 958 #define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */ 959 #define ADC_CR2_SWSTART_Pos (30U) 960 #define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */ 961 #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */ 962 963 /****************** Bit definition for ADC_SMPR1 register *******************/ 964 #define ADC_SMPR1_SMP10_Pos (0U) 965 #define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */ 966 #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */ 967 #define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */ 968 #define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */ 969 #define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */ 970 #define ADC_SMPR1_SMP11_Pos (3U) 971 #define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */ 972 #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */ 973 #define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */ 974 #define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */ 975 #define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */ 976 #define ADC_SMPR1_SMP12_Pos (6U) 977 #define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */ 978 #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */ 979 #define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */ 980 #define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */ 981 #define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */ 982 #define ADC_SMPR1_SMP13_Pos (9U) 983 #define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */ 984 #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */ 985 #define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */ 986 #define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */ 987 #define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */ 988 #define ADC_SMPR1_SMP14_Pos (12U) 989 #define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */ 990 #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */ 991 #define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */ 992 #define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */ 993 #define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */ 994 #define ADC_SMPR1_SMP15_Pos (15U) 995 #define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */ 996 #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */ 997 #define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */ 998 #define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */ 999 #define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */ 1000 #define ADC_SMPR1_SMP16_Pos (18U) 1001 #define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */ 1002 #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */ 1003 #define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */ 1004 #define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */ 1005 #define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */ 1006 #define ADC_SMPR1_SMP17_Pos (21U) 1007 #define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */ 1008 #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */ 1009 #define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */ 1010 #define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */ 1011 #define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */ 1012 #define ADC_SMPR1_SMP18_Pos (24U) 1013 #define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */ 1014 #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */ 1015 #define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */ 1016 #define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */ 1017 #define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */ 1018 1019 /****************** Bit definition for ADC_SMPR2 register *******************/ 1020 #define ADC_SMPR2_SMP0_Pos (0U) 1021 #define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */ 1022 #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */ 1023 #define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */ 1024 #define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */ 1025 #define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */ 1026 #define ADC_SMPR2_SMP1_Pos (3U) 1027 #define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */ 1028 #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */ 1029 #define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */ 1030 #define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */ 1031 #define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */ 1032 #define ADC_SMPR2_SMP2_Pos (6U) 1033 #define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */ 1034 #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */ 1035 #define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */ 1036 #define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */ 1037 #define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */ 1038 #define ADC_SMPR2_SMP3_Pos (9U) 1039 #define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */ 1040 #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */ 1041 #define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */ 1042 #define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */ 1043 #define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */ 1044 #define ADC_SMPR2_SMP4_Pos (12U) 1045 #define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */ 1046 #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */ 1047 #define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */ 1048 #define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */ 1049 #define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */ 1050 #define ADC_SMPR2_SMP5_Pos (15U) 1051 #define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */ 1052 #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */ 1053 #define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */ 1054 #define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */ 1055 #define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */ 1056 #define ADC_SMPR2_SMP6_Pos (18U) 1057 #define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */ 1058 #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */ 1059 #define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */ 1060 #define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */ 1061 #define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */ 1062 #define ADC_SMPR2_SMP7_Pos (21U) 1063 #define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */ 1064 #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */ 1065 #define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */ 1066 #define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */ 1067 #define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */ 1068 #define ADC_SMPR2_SMP8_Pos (24U) 1069 #define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */ 1070 #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */ 1071 #define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */ 1072 #define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */ 1073 #define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */ 1074 #define ADC_SMPR2_SMP9_Pos (27U) 1075 #define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */ 1076 #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */ 1077 #define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */ 1078 #define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */ 1079 #define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */ 1080 1081 /****************** Bit definition for ADC_JOFR1 register *******************/ 1082 #define ADC_JOFR1_JOFFSET1_Pos (0U) 1083 #define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */ 1084 #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */ 1085 1086 /****************** Bit definition for ADC_JOFR2 register *******************/ 1087 #define ADC_JOFR2_JOFFSET2_Pos (0U) 1088 #define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */ 1089 #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */ 1090 1091 /****************** Bit definition for ADC_JOFR3 register *******************/ 1092 #define ADC_JOFR3_JOFFSET3_Pos (0U) 1093 #define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */ 1094 #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */ 1095 1096 /****************** Bit definition for ADC_JOFR4 register *******************/ 1097 #define ADC_JOFR4_JOFFSET4_Pos (0U) 1098 #define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */ 1099 #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */ 1100 1101 /******************* Bit definition for ADC_HTR register ********************/ 1102 #define ADC_HTR_HT_Pos (0U) 1103 #define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) /*!< 0x00000FFF */ 1104 #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */ 1105 1106 /******************* Bit definition for ADC_LTR register ********************/ 1107 #define ADC_LTR_LT_Pos (0U) 1108 #define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) /*!< 0x00000FFF */ 1109 #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */ 1110 1111 /******************* Bit definition for ADC_SQR1 register *******************/ 1112 #define ADC_SQR1_SQ13_Pos (0U) 1113 #define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */ 1114 #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */ 1115 #define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */ 1116 #define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */ 1117 #define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */ 1118 #define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */ 1119 #define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */ 1120 #define ADC_SQR1_SQ14_Pos (5U) 1121 #define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */ 1122 #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */ 1123 #define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */ 1124 #define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */ 1125 #define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */ 1126 #define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */ 1127 #define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */ 1128 #define ADC_SQR1_SQ15_Pos (10U) 1129 #define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */ 1130 #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */ 1131 #define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */ 1132 #define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */ 1133 #define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */ 1134 #define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */ 1135 #define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */ 1136 #define ADC_SQR1_SQ16_Pos (15U) 1137 #define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */ 1138 #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */ 1139 #define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */ 1140 #define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */ 1141 #define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */ 1142 #define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */ 1143 #define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */ 1144 #define ADC_SQR1_L_Pos (20U) 1145 #define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x00F00000 */ 1146 #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */ 1147 #define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00100000 */ 1148 #define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00200000 */ 1149 #define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00400000 */ 1150 #define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00800000 */ 1151 1152 /******************* Bit definition for ADC_SQR2 register *******************/ 1153 #define ADC_SQR2_SQ7_Pos (0U) 1154 #define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */ 1155 #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */ 1156 #define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */ 1157 #define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */ 1158 #define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */ 1159 #define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */ 1160 #define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */ 1161 #define ADC_SQR2_SQ8_Pos (5U) 1162 #define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */ 1163 #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */ 1164 #define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */ 1165 #define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */ 1166 #define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */ 1167 #define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */ 1168 #define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */ 1169 #define ADC_SQR2_SQ9_Pos (10U) 1170 #define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */ 1171 #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */ 1172 #define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */ 1173 #define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */ 1174 #define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */ 1175 #define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */ 1176 #define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */ 1177 #define ADC_SQR2_SQ10_Pos (15U) 1178 #define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */ 1179 #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */ 1180 #define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */ 1181 #define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */ 1182 #define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */ 1183 #define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */ 1184 #define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */ 1185 #define ADC_SQR2_SQ11_Pos (20U) 1186 #define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */ 1187 #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */ 1188 #define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */ 1189 #define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */ 1190 #define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */ 1191 #define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */ 1192 #define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */ 1193 #define ADC_SQR2_SQ12_Pos (25U) 1194 #define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */ 1195 #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */ 1196 #define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */ 1197 #define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */ 1198 #define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */ 1199 #define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */ 1200 #define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */ 1201 1202 /******************* Bit definition for ADC_SQR3 register *******************/ 1203 #define ADC_SQR3_SQ1_Pos (0U) 1204 #define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */ 1205 #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */ 1206 #define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */ 1207 #define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */ 1208 #define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */ 1209 #define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */ 1210 #define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */ 1211 #define ADC_SQR3_SQ2_Pos (5U) 1212 #define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */ 1213 #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */ 1214 #define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */ 1215 #define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */ 1216 #define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */ 1217 #define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */ 1218 #define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */ 1219 #define ADC_SQR3_SQ3_Pos (10U) 1220 #define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */ 1221 #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */ 1222 #define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */ 1223 #define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */ 1224 #define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */ 1225 #define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */ 1226 #define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */ 1227 #define ADC_SQR3_SQ4_Pos (15U) 1228 #define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */ 1229 #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */ 1230 #define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */ 1231 #define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */ 1232 #define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */ 1233 #define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */ 1234 #define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */ 1235 #define ADC_SQR3_SQ5_Pos (20U) 1236 #define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */ 1237 #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */ 1238 #define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */ 1239 #define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */ 1240 #define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */ 1241 #define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */ 1242 #define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */ 1243 #define ADC_SQR3_SQ6_Pos (25U) 1244 #define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */ 1245 #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */ 1246 #define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */ 1247 #define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */ 1248 #define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */ 1249 #define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */ 1250 #define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */ 1251 1252 /******************* Bit definition for ADC_JSQR register *******************/ 1253 #define ADC_JSQR_JSQ1_Pos (0U) 1254 #define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */ 1255 #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */ 1256 #define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */ 1257 #define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */ 1258 #define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */ 1259 #define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */ 1260 #define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */ 1261 #define ADC_JSQR_JSQ2_Pos (5U) 1262 #define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */ 1263 #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */ 1264 #define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */ 1265 #define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */ 1266 #define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */ 1267 #define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */ 1268 #define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */ 1269 #define ADC_JSQR_JSQ3_Pos (10U) 1270 #define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */ 1271 #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */ 1272 #define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */ 1273 #define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */ 1274 #define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */ 1275 #define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */ 1276 #define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */ 1277 #define ADC_JSQR_JSQ4_Pos (15U) 1278 #define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */ 1279 #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */ 1280 #define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */ 1281 #define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */ 1282 #define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */ 1283 #define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */ 1284 #define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */ 1285 #define ADC_JSQR_JL_Pos (20U) 1286 #define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00300000 */ 1287 #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */ 1288 #define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00100000 */ 1289 #define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00200000 */ 1290 1291 /******************* Bit definition for ADC_JDR1 register *******************/ 1292 #define ADC_JDR1_JDATA_Pos (0U) 1293 #define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ 1294 #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */ 1295 1296 /******************* Bit definition for ADC_JDR2 register *******************/ 1297 #define ADC_JDR2_JDATA_Pos (0U) 1298 #define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ 1299 #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */ 1300 1301 /******************* Bit definition for ADC_JDR3 register *******************/ 1302 #define ADC_JDR3_JDATA_Pos (0U) 1303 #define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ 1304 #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */ 1305 1306 /******************* Bit definition for ADC_JDR4 register *******************/ 1307 #define ADC_JDR4_JDATA_Pos (0U) 1308 #define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ 1309 #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */ 1310 1311 /******************** Bit definition for ADC_DR register ********************/ 1312 #define ADC_DR_DATA_Pos (0U) 1313 #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ 1314 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */ 1315 #define ADC_DR_ADC2DATA_Pos (16U) 1316 #define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */ 1317 #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */ 1318 1319 /******************* Bit definition for ADC_CSR register ********************/ 1320 #define ADC_CSR_AWD1_Pos (0U) 1321 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */ 1322 #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */ 1323 #define ADC_CSR_EOC1_Pos (1U) 1324 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */ 1325 #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */ 1326 #define ADC_CSR_JEOC1_Pos (2U) 1327 #define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */ 1328 #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */ 1329 #define ADC_CSR_JSTRT1_Pos (3U) 1330 #define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */ 1331 #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */ 1332 #define ADC_CSR_STRT1_Pos (4U) 1333 #define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */ 1334 #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */ 1335 #define ADC_CSR_OVR1_Pos (5U) 1336 #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */ 1337 #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */ 1338 1339 /* Legacy defines */ 1340 #define ADC_CSR_DOVR1 ADC_CSR_OVR1 1341 1342 /******************* Bit definition for ADC_CCR register ********************/ 1343 #define ADC_CCR_MULTI_Pos (0U) 1344 #define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */ 1345 #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */ 1346 #define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */ 1347 #define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */ 1348 #define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */ 1349 #define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */ 1350 #define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */ 1351 #define ADC_CCR_DELAY_Pos (8U) 1352 #define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ 1353 #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */ 1354 #define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ 1355 #define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ 1356 #define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ 1357 #define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ 1358 #define ADC_CCR_DDS_Pos (13U) 1359 #define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) /*!< 0x00002000 */ 1360 #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */ 1361 #define ADC_CCR_DMA_Pos (14U) 1362 #define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */ 1363 #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */ 1364 #define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) /*!< 0x00004000 */ 1365 #define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) /*!< 0x00008000 */ 1366 #define ADC_CCR_ADCPRE_Pos (16U) 1367 #define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */ 1368 #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */ 1369 #define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */ 1370 #define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */ 1371 #define ADC_CCR_VBATE_Pos (22U) 1372 #define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */ 1373 #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */ 1374 #define ADC_CCR_TSVREFE_Pos (23U) 1375 #define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */ 1376 #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */ 1377 1378 /******************* Bit definition for ADC_CDR register ********************/ 1379 #define ADC_CDR_DATA1_Pos (0U) 1380 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */ 1381 #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */ 1382 #define ADC_CDR_DATA2_Pos (16U) 1383 #define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */ 1384 #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */ 1385 1386 /* Legacy defines */ 1387 #define ADC_CDR_RDATA_MST ADC_CDR_DATA1 1388 #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2 1389 1390 /******************************************************************************/ 1391 /* */ 1392 /* CRC calculation unit */ 1393 /* */ 1394 /******************************************************************************/ 1395 /******************* Bit definition for CRC_DR register *********************/ 1396 #define CRC_DR_DR_Pos (0U) 1397 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ 1398 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ 1399 1400 1401 /******************* Bit definition for CRC_IDR register ********************/ 1402 #define CRC_IDR_IDR_Pos (0U) 1403 #define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ 1404 #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */ 1405 1406 1407 /******************** Bit definition for CRC_CR register ********************/ 1408 #define CRC_CR_RESET_Pos (0U) 1409 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ 1410 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */ 1411 1412 1413 /******************************************************************************/ 1414 /* */ 1415 /* DMA Controller */ 1416 /* */ 1417 /******************************************************************************/ 1418 /******************** Bits definition for DMA_SxCR register *****************/ 1419 #define DMA_SxCR_CHSEL_Pos (25U) 1420 #define DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */ 1421 #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk 1422 #define DMA_SxCR_CHSEL_0 0x02000000U 1423 #define DMA_SxCR_CHSEL_1 0x04000000U 1424 #define DMA_SxCR_CHSEL_2 0x08000000U 1425 #define DMA_SxCR_MBURST_Pos (23U) 1426 #define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */ 1427 #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk 1428 #define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */ 1429 #define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */ 1430 #define DMA_SxCR_PBURST_Pos (21U) 1431 #define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */ 1432 #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk 1433 #define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */ 1434 #define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */ 1435 #define DMA_SxCR_CT_Pos (19U) 1436 #define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) /*!< 0x00080000 */ 1437 #define DMA_SxCR_CT DMA_SxCR_CT_Msk 1438 #define DMA_SxCR_DBM_Pos (18U) 1439 #define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */ 1440 #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk 1441 #define DMA_SxCR_PL_Pos (16U) 1442 #define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) /*!< 0x00030000 */ 1443 #define DMA_SxCR_PL DMA_SxCR_PL_Msk 1444 #define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) /*!< 0x00010000 */ 1445 #define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) /*!< 0x00020000 */ 1446 #define DMA_SxCR_PINCOS_Pos (15U) 1447 #define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */ 1448 #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk 1449 #define DMA_SxCR_MSIZE_Pos (13U) 1450 #define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */ 1451 #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk 1452 #define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */ 1453 #define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */ 1454 #define DMA_SxCR_PSIZE_Pos (11U) 1455 #define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */ 1456 #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk 1457 #define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */ 1458 #define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */ 1459 #define DMA_SxCR_MINC_Pos (10U) 1460 #define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */ 1461 #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk 1462 #define DMA_SxCR_PINC_Pos (9U) 1463 #define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */ 1464 #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk 1465 #define DMA_SxCR_CIRC_Pos (8U) 1466 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */ 1467 #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk 1468 #define DMA_SxCR_DIR_Pos (6U) 1469 #define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */ 1470 #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk 1471 #define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */ 1472 #define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */ 1473 #define DMA_SxCR_PFCTRL_Pos (5U) 1474 #define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */ 1475 #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk 1476 #define DMA_SxCR_TCIE_Pos (4U) 1477 #define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */ 1478 #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk 1479 #define DMA_SxCR_HTIE_Pos (3U) 1480 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */ 1481 #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk 1482 #define DMA_SxCR_TEIE_Pos (2U) 1483 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */ 1484 #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk 1485 #define DMA_SxCR_DMEIE_Pos (1U) 1486 #define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */ 1487 #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk 1488 #define DMA_SxCR_EN_Pos (0U) 1489 #define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) /*!< 0x00000001 */ 1490 #define DMA_SxCR_EN DMA_SxCR_EN_Msk 1491 1492 /* Legacy defines */ 1493 #define DMA_SxCR_ACK_Pos (20U) 1494 #define DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */ 1495 #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk 1496 1497 /******************** Bits definition for DMA_SxCNDTR register **************/ 1498 #define DMA_SxNDT_Pos (0U) 1499 #define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) /*!< 0x0000FFFF */ 1500 #define DMA_SxNDT DMA_SxNDT_Msk 1501 #define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) /*!< 0x00000001 */ 1502 #define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) /*!< 0x00000002 */ 1503 #define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) /*!< 0x00000004 */ 1504 #define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) /*!< 0x00000008 */ 1505 #define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) /*!< 0x00000010 */ 1506 #define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) /*!< 0x00000020 */ 1507 #define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) /*!< 0x00000040 */ 1508 #define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) /*!< 0x00000080 */ 1509 #define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) /*!< 0x00000100 */ 1510 #define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) /*!< 0x00000200 */ 1511 #define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) /*!< 0x00000400 */ 1512 #define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) /*!< 0x00000800 */ 1513 #define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) /*!< 0x00001000 */ 1514 #define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) /*!< 0x00002000 */ 1515 #define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) /*!< 0x00004000 */ 1516 #define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) /*!< 0x00008000 */ 1517 1518 /******************** Bits definition for DMA_SxFCR register ****************/ 1519 #define DMA_SxFCR_FEIE_Pos (7U) 1520 #define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */ 1521 #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk 1522 #define DMA_SxFCR_FS_Pos (3U) 1523 #define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */ 1524 #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk 1525 #define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */ 1526 #define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */ 1527 #define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */ 1528 #define DMA_SxFCR_DMDIS_Pos (2U) 1529 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */ 1530 #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk 1531 #define DMA_SxFCR_FTH_Pos (0U) 1532 #define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */ 1533 #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk 1534 #define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */ 1535 #define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */ 1536 1537 /******************** Bits definition for DMA_LISR register *****************/ 1538 #define DMA_LISR_TCIF3_Pos (27U) 1539 #define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */ 1540 #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk 1541 #define DMA_LISR_HTIF3_Pos (26U) 1542 #define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */ 1543 #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk 1544 #define DMA_LISR_TEIF3_Pos (25U) 1545 #define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */ 1546 #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk 1547 #define DMA_LISR_DMEIF3_Pos (24U) 1548 #define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */ 1549 #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk 1550 #define DMA_LISR_FEIF3_Pos (22U) 1551 #define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */ 1552 #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk 1553 #define DMA_LISR_TCIF2_Pos (21U) 1554 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */ 1555 #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk 1556 #define DMA_LISR_HTIF2_Pos (20U) 1557 #define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */ 1558 #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk 1559 #define DMA_LISR_TEIF2_Pos (19U) 1560 #define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */ 1561 #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk 1562 #define DMA_LISR_DMEIF2_Pos (18U) 1563 #define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */ 1564 #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk 1565 #define DMA_LISR_FEIF2_Pos (16U) 1566 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */ 1567 #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk 1568 #define DMA_LISR_TCIF1_Pos (11U) 1569 #define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */ 1570 #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk 1571 #define DMA_LISR_HTIF1_Pos (10U) 1572 #define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */ 1573 #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk 1574 #define DMA_LISR_TEIF1_Pos (9U) 1575 #define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */ 1576 #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk 1577 #define DMA_LISR_DMEIF1_Pos (8U) 1578 #define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */ 1579 #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk 1580 #define DMA_LISR_FEIF1_Pos (6U) 1581 #define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */ 1582 #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk 1583 #define DMA_LISR_TCIF0_Pos (5U) 1584 #define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */ 1585 #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk 1586 #define DMA_LISR_HTIF0_Pos (4U) 1587 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */ 1588 #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk 1589 #define DMA_LISR_TEIF0_Pos (3U) 1590 #define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */ 1591 #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk 1592 #define DMA_LISR_DMEIF0_Pos (2U) 1593 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */ 1594 #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk 1595 #define DMA_LISR_FEIF0_Pos (0U) 1596 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ 1597 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk 1598 1599 /******************** Bits definition for DMA_HISR register *****************/ 1600 #define DMA_HISR_TCIF7_Pos (27U) 1601 #define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */ 1602 #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk 1603 #define DMA_HISR_HTIF7_Pos (26U) 1604 #define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */ 1605 #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk 1606 #define DMA_HISR_TEIF7_Pos (25U) 1607 #define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */ 1608 #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk 1609 #define DMA_HISR_DMEIF7_Pos (24U) 1610 #define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */ 1611 #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk 1612 #define DMA_HISR_FEIF7_Pos (22U) 1613 #define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */ 1614 #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk 1615 #define DMA_HISR_TCIF6_Pos (21U) 1616 #define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */ 1617 #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk 1618 #define DMA_HISR_HTIF6_Pos (20U) 1619 #define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */ 1620 #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk 1621 #define DMA_HISR_TEIF6_Pos (19U) 1622 #define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */ 1623 #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk 1624 #define DMA_HISR_DMEIF6_Pos (18U) 1625 #define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */ 1626 #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk 1627 #define DMA_HISR_FEIF6_Pos (16U) 1628 #define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */ 1629 #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk 1630 #define DMA_HISR_TCIF5_Pos (11U) 1631 #define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */ 1632 #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk 1633 #define DMA_HISR_HTIF5_Pos (10U) 1634 #define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */ 1635 #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk 1636 #define DMA_HISR_TEIF5_Pos (9U) 1637 #define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */ 1638 #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk 1639 #define DMA_HISR_DMEIF5_Pos (8U) 1640 #define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */ 1641 #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk 1642 #define DMA_HISR_FEIF5_Pos (6U) 1643 #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ 1644 #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk 1645 #define DMA_HISR_TCIF4_Pos (5U) 1646 #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ 1647 #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk 1648 #define DMA_HISR_HTIF4_Pos (4U) 1649 #define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */ 1650 #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk 1651 #define DMA_HISR_TEIF4_Pos (3U) 1652 #define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */ 1653 #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk 1654 #define DMA_HISR_DMEIF4_Pos (2U) 1655 #define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */ 1656 #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk 1657 #define DMA_HISR_FEIF4_Pos (0U) 1658 #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ 1659 #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk 1660 1661 /******************** Bits definition for DMA_LIFCR register ****************/ 1662 #define DMA_LIFCR_CTCIF3_Pos (27U) 1663 #define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */ 1664 #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk 1665 #define DMA_LIFCR_CHTIF3_Pos (26U) 1666 #define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */ 1667 #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk 1668 #define DMA_LIFCR_CTEIF3_Pos (25U) 1669 #define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */ 1670 #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk 1671 #define DMA_LIFCR_CDMEIF3_Pos (24U) 1672 #define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */ 1673 #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk 1674 #define DMA_LIFCR_CFEIF3_Pos (22U) 1675 #define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */ 1676 #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk 1677 #define DMA_LIFCR_CTCIF2_Pos (21U) 1678 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */ 1679 #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk 1680 #define DMA_LIFCR_CHTIF2_Pos (20U) 1681 #define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */ 1682 #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk 1683 #define DMA_LIFCR_CTEIF2_Pos (19U) 1684 #define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */ 1685 #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk 1686 #define DMA_LIFCR_CDMEIF2_Pos (18U) 1687 #define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */ 1688 #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk 1689 #define DMA_LIFCR_CFEIF2_Pos (16U) 1690 #define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */ 1691 #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk 1692 #define DMA_LIFCR_CTCIF1_Pos (11U) 1693 #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */ 1694 #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk 1695 #define DMA_LIFCR_CHTIF1_Pos (10U) 1696 #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */ 1697 #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk 1698 #define DMA_LIFCR_CTEIF1_Pos (9U) 1699 #define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */ 1700 #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk 1701 #define DMA_LIFCR_CDMEIF1_Pos (8U) 1702 #define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */ 1703 #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk 1704 #define DMA_LIFCR_CFEIF1_Pos (6U) 1705 #define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */ 1706 #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk 1707 #define DMA_LIFCR_CTCIF0_Pos (5U) 1708 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ 1709 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk 1710 #define DMA_LIFCR_CHTIF0_Pos (4U) 1711 #define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */ 1712 #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk 1713 #define DMA_LIFCR_CTEIF0_Pos (3U) 1714 #define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */ 1715 #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk 1716 #define DMA_LIFCR_CDMEIF0_Pos (2U) 1717 #define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */ 1718 #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk 1719 #define DMA_LIFCR_CFEIF0_Pos (0U) 1720 #define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */ 1721 #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk 1722 1723 /******************** Bits definition for DMA_HIFCR register ****************/ 1724 #define DMA_HIFCR_CTCIF7_Pos (27U) 1725 #define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */ 1726 #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk 1727 #define DMA_HIFCR_CHTIF7_Pos (26U) 1728 #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */ 1729 #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk 1730 #define DMA_HIFCR_CTEIF7_Pos (25U) 1731 #define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */ 1732 #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk 1733 #define DMA_HIFCR_CDMEIF7_Pos (24U) 1734 #define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */ 1735 #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk 1736 #define DMA_HIFCR_CFEIF7_Pos (22U) 1737 #define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */ 1738 #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk 1739 #define DMA_HIFCR_CTCIF6_Pos (21U) 1740 #define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */ 1741 #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk 1742 #define DMA_HIFCR_CHTIF6_Pos (20U) 1743 #define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */ 1744 #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk 1745 #define DMA_HIFCR_CTEIF6_Pos (19U) 1746 #define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */ 1747 #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk 1748 #define DMA_HIFCR_CDMEIF6_Pos (18U) 1749 #define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */ 1750 #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk 1751 #define DMA_HIFCR_CFEIF6_Pos (16U) 1752 #define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */ 1753 #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk 1754 #define DMA_HIFCR_CTCIF5_Pos (11U) 1755 #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ 1756 #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk 1757 #define DMA_HIFCR_CHTIF5_Pos (10U) 1758 #define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */ 1759 #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk 1760 #define DMA_HIFCR_CTEIF5_Pos (9U) 1761 #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */ 1762 #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk 1763 #define DMA_HIFCR_CDMEIF5_Pos (8U) 1764 #define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */ 1765 #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk 1766 #define DMA_HIFCR_CFEIF5_Pos (6U) 1767 #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */ 1768 #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk 1769 #define DMA_HIFCR_CTCIF4_Pos (5U) 1770 #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */ 1771 #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk 1772 #define DMA_HIFCR_CHTIF4_Pos (4U) 1773 #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */ 1774 #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk 1775 #define DMA_HIFCR_CTEIF4_Pos (3U) 1776 #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */ 1777 #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk 1778 #define DMA_HIFCR_CDMEIF4_Pos (2U) 1779 #define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */ 1780 #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk 1781 #define DMA_HIFCR_CFEIF4_Pos (0U) 1782 #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */ 1783 #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk 1784 1785 /****************** Bit definition for DMA_SxPAR register ********************/ 1786 #define DMA_SxPAR_PA_Pos (0U) 1787 #define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */ 1788 #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */ 1789 1790 /****************** Bit definition for DMA_SxM0AR register ********************/ 1791 #define DMA_SxM0AR_M0A_Pos (0U) 1792 #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */ 1793 #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */ 1794 1795 /****************** Bit definition for DMA_SxM1AR register ********************/ 1796 #define DMA_SxM1AR_M1A_Pos (0U) 1797 #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */ 1798 #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */ 1799 1800 1801 /******************************************************************************/ 1802 /* */ 1803 /* External Interrupt/Event Controller */ 1804 /* */ 1805 /******************************************************************************/ 1806 /******************* Bit definition for EXTI_IMR register *******************/ 1807 #define EXTI_IMR_MR0_Pos (0U) 1808 #define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */ 1809 #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */ 1810 #define EXTI_IMR_MR1_Pos (1U) 1811 #define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */ 1812 #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */ 1813 #define EXTI_IMR_MR2_Pos (2U) 1814 #define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */ 1815 #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */ 1816 #define EXTI_IMR_MR3_Pos (3U) 1817 #define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */ 1818 #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */ 1819 #define EXTI_IMR_MR4_Pos (4U) 1820 #define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */ 1821 #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */ 1822 #define EXTI_IMR_MR5_Pos (5U) 1823 #define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */ 1824 #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */ 1825 #define EXTI_IMR_MR6_Pos (6U) 1826 #define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */ 1827 #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */ 1828 #define EXTI_IMR_MR7_Pos (7U) 1829 #define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */ 1830 #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */ 1831 #define EXTI_IMR_MR8_Pos (8U) 1832 #define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */ 1833 #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */ 1834 #define EXTI_IMR_MR9_Pos (9U) 1835 #define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */ 1836 #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */ 1837 #define EXTI_IMR_MR10_Pos (10U) 1838 #define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */ 1839 #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */ 1840 #define EXTI_IMR_MR11_Pos (11U) 1841 #define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */ 1842 #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */ 1843 #define EXTI_IMR_MR12_Pos (12U) 1844 #define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */ 1845 #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */ 1846 #define EXTI_IMR_MR13_Pos (13U) 1847 #define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */ 1848 #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */ 1849 #define EXTI_IMR_MR14_Pos (14U) 1850 #define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */ 1851 #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */ 1852 #define EXTI_IMR_MR15_Pos (15U) 1853 #define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */ 1854 #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */ 1855 #define EXTI_IMR_MR16_Pos (16U) 1856 #define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */ 1857 #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */ 1858 #define EXTI_IMR_MR17_Pos (17U) 1859 #define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */ 1860 #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */ 1861 #define EXTI_IMR_MR18_Pos (18U) 1862 #define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */ 1863 #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */ 1864 #define EXTI_IMR_MR19_Pos (19U) 1865 #define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */ 1866 #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */ 1867 #define EXTI_IMR_MR20_Pos (20U) 1868 #define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */ 1869 #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */ 1870 #define EXTI_IMR_MR21_Pos (21U) 1871 #define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */ 1872 #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */ 1873 #define EXTI_IMR_MR22_Pos (22U) 1874 #define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */ 1875 #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */ 1876 1877 /* Reference Defines */ 1878 #define EXTI_IMR_IM0 EXTI_IMR_MR0 1879 #define EXTI_IMR_IM1 EXTI_IMR_MR1 1880 #define EXTI_IMR_IM2 EXTI_IMR_MR2 1881 #define EXTI_IMR_IM3 EXTI_IMR_MR3 1882 #define EXTI_IMR_IM4 EXTI_IMR_MR4 1883 #define EXTI_IMR_IM5 EXTI_IMR_MR5 1884 #define EXTI_IMR_IM6 EXTI_IMR_MR6 1885 #define EXTI_IMR_IM7 EXTI_IMR_MR7 1886 #define EXTI_IMR_IM8 EXTI_IMR_MR8 1887 #define EXTI_IMR_IM9 EXTI_IMR_MR9 1888 #define EXTI_IMR_IM10 EXTI_IMR_MR10 1889 #define EXTI_IMR_IM11 EXTI_IMR_MR11 1890 #define EXTI_IMR_IM12 EXTI_IMR_MR12 1891 #define EXTI_IMR_IM13 EXTI_IMR_MR13 1892 #define EXTI_IMR_IM14 EXTI_IMR_MR14 1893 #define EXTI_IMR_IM15 EXTI_IMR_MR15 1894 #define EXTI_IMR_IM16 EXTI_IMR_MR16 1895 #define EXTI_IMR_IM17 EXTI_IMR_MR17 1896 #define EXTI_IMR_IM18 EXTI_IMR_MR18 1897 #define EXTI_IMR_IM19 EXTI_IMR_MR19 1898 #define EXTI_IMR_IM20 EXTI_IMR_MR20 1899 #define EXTI_IMR_IM21 EXTI_IMR_MR21 1900 #define EXTI_IMR_IM22 EXTI_IMR_MR22 1901 #define EXTI_IMR_IM_Pos (0U) 1902 #define EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */ 1903 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ 1904 1905 /******************* Bit definition for EXTI_EMR register *******************/ 1906 #define EXTI_EMR_MR0_Pos (0U) 1907 #define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */ 1908 #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */ 1909 #define EXTI_EMR_MR1_Pos (1U) 1910 #define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */ 1911 #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */ 1912 #define EXTI_EMR_MR2_Pos (2U) 1913 #define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */ 1914 #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */ 1915 #define EXTI_EMR_MR3_Pos (3U) 1916 #define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */ 1917 #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */ 1918 #define EXTI_EMR_MR4_Pos (4U) 1919 #define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */ 1920 #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */ 1921 #define EXTI_EMR_MR5_Pos (5U) 1922 #define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */ 1923 #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */ 1924 #define EXTI_EMR_MR6_Pos (6U) 1925 #define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */ 1926 #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */ 1927 #define EXTI_EMR_MR7_Pos (7U) 1928 #define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */ 1929 #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */ 1930 #define EXTI_EMR_MR8_Pos (8U) 1931 #define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */ 1932 #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */ 1933 #define EXTI_EMR_MR9_Pos (9U) 1934 #define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */ 1935 #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */ 1936 #define EXTI_EMR_MR10_Pos (10U) 1937 #define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */ 1938 #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */ 1939 #define EXTI_EMR_MR11_Pos (11U) 1940 #define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */ 1941 #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */ 1942 #define EXTI_EMR_MR12_Pos (12U) 1943 #define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */ 1944 #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */ 1945 #define EXTI_EMR_MR13_Pos (13U) 1946 #define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */ 1947 #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */ 1948 #define EXTI_EMR_MR14_Pos (14U) 1949 #define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */ 1950 #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */ 1951 #define EXTI_EMR_MR15_Pos (15U) 1952 #define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */ 1953 #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */ 1954 #define EXTI_EMR_MR16_Pos (16U) 1955 #define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */ 1956 #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */ 1957 #define EXTI_EMR_MR17_Pos (17U) 1958 #define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */ 1959 #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */ 1960 #define EXTI_EMR_MR18_Pos (18U) 1961 #define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */ 1962 #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */ 1963 #define EXTI_EMR_MR19_Pos (19U) 1964 #define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */ 1965 #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */ 1966 #define EXTI_EMR_MR20_Pos (20U) 1967 #define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */ 1968 #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */ 1969 #define EXTI_EMR_MR21_Pos (21U) 1970 #define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */ 1971 #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */ 1972 #define EXTI_EMR_MR22_Pos (22U) 1973 #define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */ 1974 #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */ 1975 1976 /* Reference Defines */ 1977 #define EXTI_EMR_EM0 EXTI_EMR_MR0 1978 #define EXTI_EMR_EM1 EXTI_EMR_MR1 1979 #define EXTI_EMR_EM2 EXTI_EMR_MR2 1980 #define EXTI_EMR_EM3 EXTI_EMR_MR3 1981 #define EXTI_EMR_EM4 EXTI_EMR_MR4 1982 #define EXTI_EMR_EM5 EXTI_EMR_MR5 1983 #define EXTI_EMR_EM6 EXTI_EMR_MR6 1984 #define EXTI_EMR_EM7 EXTI_EMR_MR7 1985 #define EXTI_EMR_EM8 EXTI_EMR_MR8 1986 #define EXTI_EMR_EM9 EXTI_EMR_MR9 1987 #define EXTI_EMR_EM10 EXTI_EMR_MR10 1988 #define EXTI_EMR_EM11 EXTI_EMR_MR11 1989 #define EXTI_EMR_EM12 EXTI_EMR_MR12 1990 #define EXTI_EMR_EM13 EXTI_EMR_MR13 1991 #define EXTI_EMR_EM14 EXTI_EMR_MR14 1992 #define EXTI_EMR_EM15 EXTI_EMR_MR15 1993 #define EXTI_EMR_EM16 EXTI_EMR_MR16 1994 #define EXTI_EMR_EM17 EXTI_EMR_MR17 1995 #define EXTI_EMR_EM18 EXTI_EMR_MR18 1996 #define EXTI_EMR_EM19 EXTI_EMR_MR19 1997 #define EXTI_EMR_EM20 EXTI_EMR_MR20 1998 #define EXTI_EMR_EM21 EXTI_EMR_MR21 1999 #define EXTI_EMR_EM22 EXTI_EMR_MR22 2000 2001 /****************** Bit definition for EXTI_RTSR register *******************/ 2002 #define EXTI_RTSR_TR0_Pos (0U) 2003 #define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */ 2004 #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */ 2005 #define EXTI_RTSR_TR1_Pos (1U) 2006 #define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */ 2007 #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */ 2008 #define EXTI_RTSR_TR2_Pos (2U) 2009 #define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */ 2010 #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */ 2011 #define EXTI_RTSR_TR3_Pos (3U) 2012 #define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */ 2013 #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */ 2014 #define EXTI_RTSR_TR4_Pos (4U) 2015 #define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */ 2016 #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */ 2017 #define EXTI_RTSR_TR5_Pos (5U) 2018 #define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */ 2019 #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */ 2020 #define EXTI_RTSR_TR6_Pos (6U) 2021 #define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */ 2022 #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */ 2023 #define EXTI_RTSR_TR7_Pos (7U) 2024 #define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */ 2025 #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */ 2026 #define EXTI_RTSR_TR8_Pos (8U) 2027 #define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */ 2028 #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */ 2029 #define EXTI_RTSR_TR9_Pos (9U) 2030 #define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */ 2031 #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */ 2032 #define EXTI_RTSR_TR10_Pos (10U) 2033 #define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */ 2034 #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */ 2035 #define EXTI_RTSR_TR11_Pos (11U) 2036 #define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */ 2037 #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */ 2038 #define EXTI_RTSR_TR12_Pos (12U) 2039 #define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */ 2040 #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */ 2041 #define EXTI_RTSR_TR13_Pos (13U) 2042 #define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */ 2043 #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */ 2044 #define EXTI_RTSR_TR14_Pos (14U) 2045 #define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */ 2046 #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */ 2047 #define EXTI_RTSR_TR15_Pos (15U) 2048 #define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */ 2049 #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */ 2050 #define EXTI_RTSR_TR16_Pos (16U) 2051 #define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */ 2052 #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */ 2053 #define EXTI_RTSR_TR17_Pos (17U) 2054 #define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */ 2055 #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */ 2056 #define EXTI_RTSR_TR18_Pos (18U) 2057 #define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */ 2058 #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */ 2059 #define EXTI_RTSR_TR19_Pos (19U) 2060 #define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */ 2061 #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */ 2062 #define EXTI_RTSR_TR20_Pos (20U) 2063 #define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */ 2064 #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */ 2065 #define EXTI_RTSR_TR21_Pos (21U) 2066 #define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */ 2067 #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */ 2068 #define EXTI_RTSR_TR22_Pos (22U) 2069 #define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */ 2070 #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */ 2071 2072 /****************** Bit definition for EXTI_FTSR register *******************/ 2073 #define EXTI_FTSR_TR0_Pos (0U) 2074 #define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */ 2075 #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */ 2076 #define EXTI_FTSR_TR1_Pos (1U) 2077 #define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */ 2078 #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */ 2079 #define EXTI_FTSR_TR2_Pos (2U) 2080 #define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */ 2081 #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */ 2082 #define EXTI_FTSR_TR3_Pos (3U) 2083 #define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */ 2084 #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */ 2085 #define EXTI_FTSR_TR4_Pos (4U) 2086 #define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */ 2087 #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */ 2088 #define EXTI_FTSR_TR5_Pos (5U) 2089 #define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */ 2090 #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */ 2091 #define EXTI_FTSR_TR6_Pos (6U) 2092 #define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */ 2093 #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */ 2094 #define EXTI_FTSR_TR7_Pos (7U) 2095 #define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */ 2096 #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */ 2097 #define EXTI_FTSR_TR8_Pos (8U) 2098 #define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */ 2099 #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */ 2100 #define EXTI_FTSR_TR9_Pos (9U) 2101 #define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */ 2102 #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */ 2103 #define EXTI_FTSR_TR10_Pos (10U) 2104 #define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */ 2105 #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */ 2106 #define EXTI_FTSR_TR11_Pos (11U) 2107 #define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */ 2108 #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */ 2109 #define EXTI_FTSR_TR12_Pos (12U) 2110 #define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */ 2111 #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */ 2112 #define EXTI_FTSR_TR13_Pos (13U) 2113 #define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */ 2114 #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */ 2115 #define EXTI_FTSR_TR14_Pos (14U) 2116 #define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */ 2117 #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */ 2118 #define EXTI_FTSR_TR15_Pos (15U) 2119 #define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */ 2120 #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */ 2121 #define EXTI_FTSR_TR16_Pos (16U) 2122 #define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */ 2123 #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */ 2124 #define EXTI_FTSR_TR17_Pos (17U) 2125 #define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */ 2126 #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */ 2127 #define EXTI_FTSR_TR18_Pos (18U) 2128 #define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */ 2129 #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */ 2130 #define EXTI_FTSR_TR19_Pos (19U) 2131 #define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */ 2132 #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */ 2133 #define EXTI_FTSR_TR20_Pos (20U) 2134 #define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */ 2135 #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */ 2136 #define EXTI_FTSR_TR21_Pos (21U) 2137 #define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */ 2138 #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */ 2139 #define EXTI_FTSR_TR22_Pos (22U) 2140 #define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */ 2141 #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */ 2142 2143 /****************** Bit definition for EXTI_SWIER register ******************/ 2144 #define EXTI_SWIER_SWIER0_Pos (0U) 2145 #define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */ 2146 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */ 2147 #define EXTI_SWIER_SWIER1_Pos (1U) 2148 #define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */ 2149 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */ 2150 #define EXTI_SWIER_SWIER2_Pos (2U) 2151 #define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */ 2152 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */ 2153 #define EXTI_SWIER_SWIER3_Pos (3U) 2154 #define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */ 2155 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */ 2156 #define EXTI_SWIER_SWIER4_Pos (4U) 2157 #define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */ 2158 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */ 2159 #define EXTI_SWIER_SWIER5_Pos (5U) 2160 #define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */ 2161 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */ 2162 #define EXTI_SWIER_SWIER6_Pos (6U) 2163 #define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */ 2164 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */ 2165 #define EXTI_SWIER_SWIER7_Pos (7U) 2166 #define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */ 2167 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */ 2168 #define EXTI_SWIER_SWIER8_Pos (8U) 2169 #define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */ 2170 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */ 2171 #define EXTI_SWIER_SWIER9_Pos (9U) 2172 #define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */ 2173 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */ 2174 #define EXTI_SWIER_SWIER10_Pos (10U) 2175 #define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */ 2176 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */ 2177 #define EXTI_SWIER_SWIER11_Pos (11U) 2178 #define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */ 2179 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */ 2180 #define EXTI_SWIER_SWIER12_Pos (12U) 2181 #define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */ 2182 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */ 2183 #define EXTI_SWIER_SWIER13_Pos (13U) 2184 #define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */ 2185 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */ 2186 #define EXTI_SWIER_SWIER14_Pos (14U) 2187 #define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */ 2188 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */ 2189 #define EXTI_SWIER_SWIER15_Pos (15U) 2190 #define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */ 2191 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */ 2192 #define EXTI_SWIER_SWIER16_Pos (16U) 2193 #define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */ 2194 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */ 2195 #define EXTI_SWIER_SWIER17_Pos (17U) 2196 #define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */ 2197 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */ 2198 #define EXTI_SWIER_SWIER18_Pos (18U) 2199 #define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */ 2200 #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */ 2201 #define EXTI_SWIER_SWIER19_Pos (19U) 2202 #define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */ 2203 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */ 2204 #define EXTI_SWIER_SWIER20_Pos (20U) 2205 #define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */ 2206 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */ 2207 #define EXTI_SWIER_SWIER21_Pos (21U) 2208 #define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */ 2209 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */ 2210 #define EXTI_SWIER_SWIER22_Pos (22U) 2211 #define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */ 2212 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */ 2213 2214 /******************* Bit definition for EXTI_PR register ********************/ 2215 #define EXTI_PR_PR0_Pos (0U) 2216 #define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) /*!< 0x00000001 */ 2217 #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */ 2218 #define EXTI_PR_PR1_Pos (1U) 2219 #define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) /*!< 0x00000002 */ 2220 #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */ 2221 #define EXTI_PR_PR2_Pos (2U) 2222 #define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) /*!< 0x00000004 */ 2223 #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */ 2224 #define EXTI_PR_PR3_Pos (3U) 2225 #define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) /*!< 0x00000008 */ 2226 #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */ 2227 #define EXTI_PR_PR4_Pos (4U) 2228 #define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) /*!< 0x00000010 */ 2229 #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */ 2230 #define EXTI_PR_PR5_Pos (5U) 2231 #define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) /*!< 0x00000020 */ 2232 #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */ 2233 #define EXTI_PR_PR6_Pos (6U) 2234 #define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) /*!< 0x00000040 */ 2235 #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */ 2236 #define EXTI_PR_PR7_Pos (7U) 2237 #define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) /*!< 0x00000080 */ 2238 #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */ 2239 #define EXTI_PR_PR8_Pos (8U) 2240 #define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) /*!< 0x00000100 */ 2241 #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */ 2242 #define EXTI_PR_PR9_Pos (9U) 2243 #define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) /*!< 0x00000200 */ 2244 #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */ 2245 #define EXTI_PR_PR10_Pos (10U) 2246 #define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) /*!< 0x00000400 */ 2247 #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */ 2248 #define EXTI_PR_PR11_Pos (11U) 2249 #define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) /*!< 0x00000800 */ 2250 #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */ 2251 #define EXTI_PR_PR12_Pos (12U) 2252 #define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) /*!< 0x00001000 */ 2253 #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */ 2254 #define EXTI_PR_PR13_Pos (13U) 2255 #define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) /*!< 0x00002000 */ 2256 #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */ 2257 #define EXTI_PR_PR14_Pos (14U) 2258 #define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) /*!< 0x00004000 */ 2259 #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */ 2260 #define EXTI_PR_PR15_Pos (15U) 2261 #define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) /*!< 0x00008000 */ 2262 #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */ 2263 #define EXTI_PR_PR16_Pos (16U) 2264 #define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) /*!< 0x00010000 */ 2265 #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */ 2266 #define EXTI_PR_PR17_Pos (17U) 2267 #define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) /*!< 0x00020000 */ 2268 #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */ 2269 #define EXTI_PR_PR18_Pos (18U) 2270 #define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) /*!< 0x00040000 */ 2271 #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */ 2272 #define EXTI_PR_PR19_Pos (19U) 2273 #define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) /*!< 0x00080000 */ 2274 #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */ 2275 #define EXTI_PR_PR20_Pos (20U) 2276 #define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) /*!< 0x00100000 */ 2277 #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */ 2278 #define EXTI_PR_PR21_Pos (21U) 2279 #define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) /*!< 0x00200000 */ 2280 #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */ 2281 #define EXTI_PR_PR22_Pos (22U) 2282 #define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) /*!< 0x00400000 */ 2283 #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */ 2284 2285 /******************************************************************************/ 2286 /* */ 2287 /* FLASH */ 2288 /* */ 2289 /******************************************************************************/ 2290 /******************* Bits definition for FLASH_ACR register *****************/ 2291 #define FLASH_ACR_LATENCY_Pos (0U) 2292 #define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ 2293 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk 2294 #define FLASH_ACR_LATENCY_0WS 0x00000000U 2295 #define FLASH_ACR_LATENCY_1WS 0x00000001U 2296 #define FLASH_ACR_LATENCY_2WS 0x00000002U 2297 #define FLASH_ACR_LATENCY_3WS 0x00000003U 2298 #define FLASH_ACR_LATENCY_4WS 0x00000004U 2299 #define FLASH_ACR_LATENCY_5WS 0x00000005U 2300 #define FLASH_ACR_LATENCY_6WS 0x00000006U 2301 #define FLASH_ACR_LATENCY_7WS 0x00000007U 2302 2303 2304 #define FLASH_ACR_PRFTEN_Pos (8U) 2305 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ 2306 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk 2307 #define FLASH_ACR_ICEN_Pos (9U) 2308 #define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ 2309 #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk 2310 #define FLASH_ACR_DCEN_Pos (10U) 2311 #define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ 2312 #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk 2313 #define FLASH_ACR_ICRST_Pos (11U) 2314 #define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ 2315 #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk 2316 #define FLASH_ACR_DCRST_Pos (12U) 2317 #define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ 2318 #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk 2319 #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U) 2320 #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */ 2321 #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk 2322 #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U) 2323 #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */ 2324 #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk 2325 2326 /******************* Bits definition for FLASH_SR register ******************/ 2327 #define FLASH_SR_EOP_Pos (0U) 2328 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ 2329 #define FLASH_SR_EOP FLASH_SR_EOP_Msk 2330 #define FLASH_SR_SOP_Pos (1U) 2331 #define FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) /*!< 0x00000002 */ 2332 #define FLASH_SR_SOP FLASH_SR_SOP_Msk 2333 #define FLASH_SR_WRPERR_Pos (4U) 2334 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ 2335 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk 2336 #define FLASH_SR_PGAERR_Pos (5U) 2337 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ 2338 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk 2339 #define FLASH_SR_PGPERR_Pos (6U) 2340 #define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */ 2341 #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk 2342 #define FLASH_SR_PGSERR_Pos (7U) 2343 #define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ 2344 #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk 2345 #define FLASH_SR_RDERR_Pos (8U) 2346 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */ 2347 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk 2348 #define FLASH_SR_BSY_Pos (16U) 2349 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ 2350 #define FLASH_SR_BSY FLASH_SR_BSY_Msk 2351 2352 /******************* Bits definition for FLASH_CR register ******************/ 2353 #define FLASH_CR_PG_Pos (0U) 2354 #define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ 2355 #define FLASH_CR_PG FLASH_CR_PG_Msk 2356 #define FLASH_CR_SER_Pos (1U) 2357 #define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) /*!< 0x00000002 */ 2358 #define FLASH_CR_SER FLASH_CR_SER_Msk 2359 #define FLASH_CR_MER_Pos (2U) 2360 #define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ 2361 #define FLASH_CR_MER FLASH_CR_MER_Msk 2362 #define FLASH_CR_SNB_Pos (3U) 2363 #define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */ 2364 #define FLASH_CR_SNB FLASH_CR_SNB_Msk 2365 #define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) /*!< 0x00000008 */ 2366 #define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) /*!< 0x00000010 */ 2367 #define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) /*!< 0x00000020 */ 2368 #define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) /*!< 0x00000040 */ 2369 #define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) /*!< 0x00000080 */ 2370 #define FLASH_CR_PSIZE_Pos (8U) 2371 #define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */ 2372 #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk 2373 #define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */ 2374 #define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */ 2375 #define FLASH_CR_STRT_Pos (16U) 2376 #define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ 2377 #define FLASH_CR_STRT FLASH_CR_STRT_Msk 2378 #define FLASH_CR_EOPIE_Pos (24U) 2379 #define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ 2380 #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk 2381 #define FLASH_CR_ERRIE_Pos (25U) 2382 #define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) 2383 #define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk 2384 #define FLASH_CR_LOCK_Pos (31U) 2385 #define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ 2386 #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk 2387 2388 /******************* Bits definition for FLASH_OPTCR register ***************/ 2389 #define FLASH_OPTCR_OPTLOCK_Pos (0U) 2390 #define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */ 2391 #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk 2392 #define FLASH_OPTCR_OPTSTRT_Pos (1U) 2393 #define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */ 2394 #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk 2395 2396 #define FLASH_OPTCR_BOR_LEV_0 0x00000004U 2397 #define FLASH_OPTCR_BOR_LEV_1 0x00000008U 2398 #define FLASH_OPTCR_BOR_LEV_Pos (2U) 2399 #define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */ 2400 #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk 2401 #define FLASH_OPTCR_WDG_SW_Pos (5U) 2402 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */ 2403 #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk 2404 #define FLASH_OPTCR_nRST_STOP_Pos (6U) 2405 #define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */ 2406 #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk 2407 #define FLASH_OPTCR_nRST_STDBY_Pos (7U) 2408 #define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */ 2409 #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk 2410 #define FLASH_OPTCR_RDP_Pos (8U) 2411 #define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */ 2412 #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk 2413 #define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */ 2414 #define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */ 2415 #define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */ 2416 #define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */ 2417 #define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */ 2418 #define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */ 2419 #define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */ 2420 #define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */ 2421 #define FLASH_OPTCR_nWRP_Pos (16U) 2422 #define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */ 2423 #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk 2424 #define FLASH_OPTCR_nWRP_0 0x00010000U 2425 #define FLASH_OPTCR_nWRP_1 0x00020000U 2426 #define FLASH_OPTCR_nWRP_2 0x00040000U 2427 #define FLASH_OPTCR_nWRP_3 0x00080000U 2428 #define FLASH_OPTCR_nWRP_4 0x00100000U 2429 #define FLASH_OPTCR_nWRP_5 0x00200000U 2430 #define FLASH_OPTCR_nWRP_6 0x00400000U 2431 #define FLASH_OPTCR_nWRP_7 0x00800000U 2432 #define FLASH_OPTCR_nWRP_8 0x01000000U 2433 #define FLASH_OPTCR_nWRP_9 0x02000000U 2434 #define FLASH_OPTCR_nWRP_10 0x04000000U 2435 #define FLASH_OPTCR_nWRP_11 0x08000000U 2436 2437 /****************** Bits definition for FLASH_OPTCR1 register ***************/ 2438 #define FLASH_OPTCR1_nWRP_Pos (16U) 2439 #define FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */ 2440 #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk 2441 #define FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */ 2442 #define FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */ 2443 #define FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */ 2444 #define FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */ 2445 #define FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */ 2446 #define FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */ 2447 #define FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */ 2448 #define FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */ 2449 #define FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */ 2450 #define FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */ 2451 #define FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */ 2452 #define FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */ 2453 2454 /******************************************************************************/ 2455 /* */ 2456 /* General Purpose I/O */ 2457 /* */ 2458 /******************************************************************************/ 2459 /****************** Bits definition for GPIO_MODER register *****************/ 2460 #define GPIO_MODER_MODER0_Pos (0U) 2461 #define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */ 2462 #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk 2463 #define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */ 2464 #define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */ 2465 #define GPIO_MODER_MODER1_Pos (2U) 2466 #define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */ 2467 #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk 2468 #define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */ 2469 #define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */ 2470 #define GPIO_MODER_MODER2_Pos (4U) 2471 #define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */ 2472 #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk 2473 #define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */ 2474 #define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */ 2475 #define GPIO_MODER_MODER3_Pos (6U) 2476 #define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */ 2477 #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk 2478 #define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */ 2479 #define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */ 2480 #define GPIO_MODER_MODER4_Pos (8U) 2481 #define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */ 2482 #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk 2483 #define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */ 2484 #define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */ 2485 #define GPIO_MODER_MODER5_Pos (10U) 2486 #define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */ 2487 #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk 2488 #define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */ 2489 #define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */ 2490 #define GPIO_MODER_MODER6_Pos (12U) 2491 #define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */ 2492 #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk 2493 #define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */ 2494 #define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */ 2495 #define GPIO_MODER_MODER7_Pos (14U) 2496 #define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */ 2497 #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk 2498 #define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */ 2499 #define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */ 2500 #define GPIO_MODER_MODER8_Pos (16U) 2501 #define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */ 2502 #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk 2503 #define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */ 2504 #define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */ 2505 #define GPIO_MODER_MODER9_Pos (18U) 2506 #define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */ 2507 #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk 2508 #define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */ 2509 #define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */ 2510 #define GPIO_MODER_MODER10_Pos (20U) 2511 #define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */ 2512 #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk 2513 #define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */ 2514 #define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */ 2515 #define GPIO_MODER_MODER11_Pos (22U) 2516 #define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */ 2517 #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk 2518 #define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */ 2519 #define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */ 2520 #define GPIO_MODER_MODER12_Pos (24U) 2521 #define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */ 2522 #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk 2523 #define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */ 2524 #define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */ 2525 #define GPIO_MODER_MODER13_Pos (26U) 2526 #define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */ 2527 #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk 2528 #define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */ 2529 #define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */ 2530 #define GPIO_MODER_MODER14_Pos (28U) 2531 #define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */ 2532 #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk 2533 #define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */ 2534 #define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */ 2535 #define GPIO_MODER_MODER15_Pos (30U) 2536 #define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */ 2537 #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk 2538 #define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */ 2539 #define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */ 2540 2541 /* Legacy defines */ 2542 #define GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos 2543 #define GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk 2544 #define GPIO_MODER_MODE0 GPIO_MODER_MODER0 2545 #define GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0 2546 #define GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1 2547 #define GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos 2548 #define GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk 2549 #define GPIO_MODER_MODE1 GPIO_MODER_MODER1 2550 #define GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0 2551 #define GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1 2552 #define GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_Pos 2553 #define GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk 2554 #define GPIO_MODER_MODE2 GPIO_MODER_MODER2 2555 #define GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0 2556 #define GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1 2557 #define GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos 2558 #define GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk 2559 #define GPIO_MODER_MODE3 GPIO_MODER_MODER3 2560 #define GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0 2561 #define GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1 2562 #define GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos 2563 #define GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk 2564 #define GPIO_MODER_MODE4 GPIO_MODER_MODER4 2565 #define GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0 2566 #define GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1 2567 #define GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos 2568 #define GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk 2569 #define GPIO_MODER_MODE5 GPIO_MODER_MODER5 2570 #define GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0 2571 #define GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1 2572 #define GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos 2573 #define GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk 2574 #define GPIO_MODER_MODE6 GPIO_MODER_MODER6 2575 #define GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0 2576 #define GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1 2577 #define GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos 2578 #define GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk 2579 #define GPIO_MODER_MODE7 GPIO_MODER_MODER7 2580 #define GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0 2581 #define GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1 2582 #define GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos 2583 #define GPIO_MODER_MODE8_Msk GPIO_MODER_MODER8_Msk 2584 #define GPIO_MODER_MODE8 GPIO_MODER_MODER8 2585 #define GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0 2586 #define GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1 2587 #define GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos 2588 #define GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk 2589 #define GPIO_MODER_MODE9 GPIO_MODER_MODER9 2590 #define GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0 2591 #define GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1 2592 #define GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos 2593 #define GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk 2594 #define GPIO_MODER_MODE10 GPIO_MODER_MODER10 2595 #define GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0 2596 #define GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1 2597 #define GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos 2598 #define GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk 2599 #define GPIO_MODER_MODE11 GPIO_MODER_MODER11 2600 #define GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0 2601 #define GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1 2602 #define GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos 2603 #define GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk 2604 #define GPIO_MODER_MODE12 GPIO_MODER_MODER12 2605 #define GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0 2606 #define GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1 2607 #define GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos 2608 #define GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk 2609 #define GPIO_MODER_MODE13 GPIO_MODER_MODER13 2610 #define GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0 2611 #define GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1 2612 #define GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos 2613 #define GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk 2614 #define GPIO_MODER_MODE14 GPIO_MODER_MODER14 2615 #define GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0 2616 #define GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1 2617 #define GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos 2618 #define GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk 2619 #define GPIO_MODER_MODE15 GPIO_MODER_MODER15 2620 #define GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0 2621 #define GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1 2622 2623 /****************** Bits definition for GPIO_OTYPER register ****************/ 2624 #define GPIO_OTYPER_OT0_Pos (0U) 2625 #define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ 2626 #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk 2627 #define GPIO_OTYPER_OT1_Pos (1U) 2628 #define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ 2629 #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk 2630 #define GPIO_OTYPER_OT2_Pos (2U) 2631 #define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ 2632 #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk 2633 #define GPIO_OTYPER_OT3_Pos (3U) 2634 #define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ 2635 #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk 2636 #define GPIO_OTYPER_OT4_Pos (4U) 2637 #define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ 2638 #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk 2639 #define GPIO_OTYPER_OT5_Pos (5U) 2640 #define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ 2641 #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk 2642 #define GPIO_OTYPER_OT6_Pos (6U) 2643 #define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ 2644 #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk 2645 #define GPIO_OTYPER_OT7_Pos (7U) 2646 #define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ 2647 #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk 2648 #define GPIO_OTYPER_OT8_Pos (8U) 2649 #define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ 2650 #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk 2651 #define GPIO_OTYPER_OT9_Pos (9U) 2652 #define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ 2653 #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk 2654 #define GPIO_OTYPER_OT10_Pos (10U) 2655 #define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ 2656 #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk 2657 #define GPIO_OTYPER_OT11_Pos (11U) 2658 #define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ 2659 #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk 2660 #define GPIO_OTYPER_OT12_Pos (12U) 2661 #define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ 2662 #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk 2663 #define GPIO_OTYPER_OT13_Pos (13U) 2664 #define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ 2665 #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk 2666 #define GPIO_OTYPER_OT14_Pos (14U) 2667 #define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ 2668 #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk 2669 #define GPIO_OTYPER_OT15_Pos (15U) 2670 #define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ 2671 #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk 2672 2673 /* Legacy defines */ 2674 #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 2675 #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1 2676 #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 2677 #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 2678 #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 2679 #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 2680 #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 2681 #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 2682 #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 2683 #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9 2684 #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 2685 #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 2686 #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 2687 #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13 2688 #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 2689 #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 2690 2691 /****************** Bits definition for GPIO_OSPEEDR register ***************/ 2692 #define GPIO_OSPEEDR_OSPEED0_Pos (0U) 2693 #define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ 2694 #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk 2695 #define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ 2696 #define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ 2697 #define GPIO_OSPEEDR_OSPEED1_Pos (2U) 2698 #define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ 2699 #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk 2700 #define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ 2701 #define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ 2702 #define GPIO_OSPEEDR_OSPEED2_Pos (4U) 2703 #define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ 2704 #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk 2705 #define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ 2706 #define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ 2707 #define GPIO_OSPEEDR_OSPEED3_Pos (6U) 2708 #define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ 2709 #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk 2710 #define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ 2711 #define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ 2712 #define GPIO_OSPEEDR_OSPEED4_Pos (8U) 2713 #define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ 2714 #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk 2715 #define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ 2716 #define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ 2717 #define GPIO_OSPEEDR_OSPEED5_Pos (10U) 2718 #define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ 2719 #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk 2720 #define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ 2721 #define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ 2722 #define GPIO_OSPEEDR_OSPEED6_Pos (12U) 2723 #define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ 2724 #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk 2725 #define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ 2726 #define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ 2727 #define GPIO_OSPEEDR_OSPEED7_Pos (14U) 2728 #define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ 2729 #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk 2730 #define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ 2731 #define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ 2732 #define GPIO_OSPEEDR_OSPEED8_Pos (16U) 2733 #define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ 2734 #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk 2735 #define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ 2736 #define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ 2737 #define GPIO_OSPEEDR_OSPEED9_Pos (18U) 2738 #define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ 2739 #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk 2740 #define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ 2741 #define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ 2742 #define GPIO_OSPEEDR_OSPEED10_Pos (20U) 2743 #define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ 2744 #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk 2745 #define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ 2746 #define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ 2747 #define GPIO_OSPEEDR_OSPEED11_Pos (22U) 2748 #define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ 2749 #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk 2750 #define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ 2751 #define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ 2752 #define GPIO_OSPEEDR_OSPEED12_Pos (24U) 2753 #define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ 2754 #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk 2755 #define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ 2756 #define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ 2757 #define GPIO_OSPEEDR_OSPEED13_Pos (26U) 2758 #define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ 2759 #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk 2760 #define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ 2761 #define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ 2762 #define GPIO_OSPEEDR_OSPEED14_Pos (28U) 2763 #define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ 2764 #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk 2765 #define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ 2766 #define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ 2767 #define GPIO_OSPEEDR_OSPEED15_Pos (30U) 2768 #define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ 2769 #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk 2770 #define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ 2771 #define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ 2772 2773 /* Legacy defines */ 2774 #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 2775 #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 2776 #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 2777 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1 2778 #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 2779 #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 2780 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 2781 #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 2782 #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1 2783 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 2784 #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0 2785 #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 2786 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 2787 #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 2788 #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 2789 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 2790 #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 2791 #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 2792 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 2793 #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 2794 #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 2795 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 2796 #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 2797 #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1 2798 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 2799 #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0 2800 #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 2801 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 2802 #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 2803 #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 2804 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 2805 #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0 2806 #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 2807 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 2808 #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 2809 #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 2810 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 2811 #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 2812 #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1 2813 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 2814 #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 2815 #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 2816 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 2817 #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0 2818 #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 2819 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 2820 #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0 2821 #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 2822 2823 /****************** Bits definition for GPIO_PUPDR register *****************/ 2824 #define GPIO_PUPDR_PUPD0_Pos (0U) 2825 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ 2826 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk 2827 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ 2828 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ 2829 #define GPIO_PUPDR_PUPD1_Pos (2U) 2830 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ 2831 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk 2832 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ 2833 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ 2834 #define GPIO_PUPDR_PUPD2_Pos (4U) 2835 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ 2836 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk 2837 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ 2838 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ 2839 #define GPIO_PUPDR_PUPD3_Pos (6U) 2840 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ 2841 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk 2842 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ 2843 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ 2844 #define GPIO_PUPDR_PUPD4_Pos (8U) 2845 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ 2846 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk 2847 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ 2848 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ 2849 #define GPIO_PUPDR_PUPD5_Pos (10U) 2850 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ 2851 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk 2852 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ 2853 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ 2854 #define GPIO_PUPDR_PUPD6_Pos (12U) 2855 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ 2856 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk 2857 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ 2858 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ 2859 #define GPIO_PUPDR_PUPD7_Pos (14U) 2860 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ 2861 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk 2862 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ 2863 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ 2864 #define GPIO_PUPDR_PUPD8_Pos (16U) 2865 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ 2866 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk 2867 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ 2868 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ 2869 #define GPIO_PUPDR_PUPD9_Pos (18U) 2870 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ 2871 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk 2872 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ 2873 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ 2874 #define GPIO_PUPDR_PUPD10_Pos (20U) 2875 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ 2876 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk 2877 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ 2878 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ 2879 #define GPIO_PUPDR_PUPD11_Pos (22U) 2880 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ 2881 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk 2882 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ 2883 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ 2884 #define GPIO_PUPDR_PUPD12_Pos (24U) 2885 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ 2886 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk 2887 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ 2888 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ 2889 #define GPIO_PUPDR_PUPD13_Pos (26U) 2890 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ 2891 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk 2892 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ 2893 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ 2894 #define GPIO_PUPDR_PUPD14_Pos (28U) 2895 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ 2896 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk 2897 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ 2898 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ 2899 #define GPIO_PUPDR_PUPD15_Pos (30U) 2900 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ 2901 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk 2902 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ 2903 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ 2904 2905 /* Legacy defines */ 2906 #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 2907 #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 2908 #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 2909 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 2910 #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 2911 #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 2912 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 2913 #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0 2914 #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1 2915 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 2916 #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 2917 #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 2918 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 2919 #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 2920 #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 2921 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 2922 #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0 2923 #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 2924 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6 2925 #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 2926 #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 2927 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 2928 #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 2929 #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1 2930 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 2931 #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 2932 #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 2933 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9 2934 #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 2935 #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 2936 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 2937 #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 2938 #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 2939 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 2940 #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 2941 #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 2942 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 2943 #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 2944 #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1 2945 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13 2946 #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 2947 #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 2948 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 2949 #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 2950 #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1 2951 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 2952 #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 2953 #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 2954 2955 /****************** Bits definition for GPIO_IDR register *******************/ 2956 #define GPIO_IDR_ID0_Pos (0U) 2957 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ 2958 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk 2959 #define GPIO_IDR_ID1_Pos (1U) 2960 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ 2961 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk 2962 #define GPIO_IDR_ID2_Pos (2U) 2963 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ 2964 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk 2965 #define GPIO_IDR_ID3_Pos (3U) 2966 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ 2967 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk 2968 #define GPIO_IDR_ID4_Pos (4U) 2969 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ 2970 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk 2971 #define GPIO_IDR_ID5_Pos (5U) 2972 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ 2973 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk 2974 #define GPIO_IDR_ID6_Pos (6U) 2975 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ 2976 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk 2977 #define GPIO_IDR_ID7_Pos (7U) 2978 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ 2979 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk 2980 #define GPIO_IDR_ID8_Pos (8U) 2981 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ 2982 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk 2983 #define GPIO_IDR_ID9_Pos (9U) 2984 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ 2985 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk 2986 #define GPIO_IDR_ID10_Pos (10U) 2987 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ 2988 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk 2989 #define GPIO_IDR_ID11_Pos (11U) 2990 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ 2991 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk 2992 #define GPIO_IDR_ID12_Pos (12U) 2993 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ 2994 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk 2995 #define GPIO_IDR_ID13_Pos (13U) 2996 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ 2997 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk 2998 #define GPIO_IDR_ID14_Pos (14U) 2999 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ 3000 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk 3001 #define GPIO_IDR_ID15_Pos (15U) 3002 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ 3003 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk 3004 3005 /* Legacy defines */ 3006 #define GPIO_IDR_IDR_0 GPIO_IDR_ID0 3007 #define GPIO_IDR_IDR_1 GPIO_IDR_ID1 3008 #define GPIO_IDR_IDR_2 GPIO_IDR_ID2 3009 #define GPIO_IDR_IDR_3 GPIO_IDR_ID3 3010 #define GPIO_IDR_IDR_4 GPIO_IDR_ID4 3011 #define GPIO_IDR_IDR_5 GPIO_IDR_ID5 3012 #define GPIO_IDR_IDR_6 GPIO_IDR_ID6 3013 #define GPIO_IDR_IDR_7 GPIO_IDR_ID7 3014 #define GPIO_IDR_IDR_8 GPIO_IDR_ID8 3015 #define GPIO_IDR_IDR_9 GPIO_IDR_ID9 3016 #define GPIO_IDR_IDR_10 GPIO_IDR_ID10 3017 #define GPIO_IDR_IDR_11 GPIO_IDR_ID11 3018 #define GPIO_IDR_IDR_12 GPIO_IDR_ID12 3019 #define GPIO_IDR_IDR_13 GPIO_IDR_ID13 3020 #define GPIO_IDR_IDR_14 GPIO_IDR_ID14 3021 #define GPIO_IDR_IDR_15 GPIO_IDR_ID15 3022 3023 /****************** Bits definition for GPIO_ODR register *******************/ 3024 #define GPIO_ODR_OD0_Pos (0U) 3025 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ 3026 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk 3027 #define GPIO_ODR_OD1_Pos (1U) 3028 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ 3029 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk 3030 #define GPIO_ODR_OD2_Pos (2U) 3031 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ 3032 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk 3033 #define GPIO_ODR_OD3_Pos (3U) 3034 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ 3035 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk 3036 #define GPIO_ODR_OD4_Pos (4U) 3037 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ 3038 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk 3039 #define GPIO_ODR_OD5_Pos (5U) 3040 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ 3041 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk 3042 #define GPIO_ODR_OD6_Pos (6U) 3043 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ 3044 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk 3045 #define GPIO_ODR_OD7_Pos (7U) 3046 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ 3047 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk 3048 #define GPIO_ODR_OD8_Pos (8U) 3049 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ 3050 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk 3051 #define GPIO_ODR_OD9_Pos (9U) 3052 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ 3053 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk 3054 #define GPIO_ODR_OD10_Pos (10U) 3055 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ 3056 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk 3057 #define GPIO_ODR_OD11_Pos (11U) 3058 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ 3059 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk 3060 #define GPIO_ODR_OD12_Pos (12U) 3061 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ 3062 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk 3063 #define GPIO_ODR_OD13_Pos (13U) 3064 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ 3065 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk 3066 #define GPIO_ODR_OD14_Pos (14U) 3067 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ 3068 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk 3069 #define GPIO_ODR_OD15_Pos (15U) 3070 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ 3071 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk 3072 /* Legacy defines */ 3073 #define GPIO_ODR_ODR_0 GPIO_ODR_OD0 3074 #define GPIO_ODR_ODR_1 GPIO_ODR_OD1 3075 #define GPIO_ODR_ODR_2 GPIO_ODR_OD2 3076 #define GPIO_ODR_ODR_3 GPIO_ODR_OD3 3077 #define GPIO_ODR_ODR_4 GPIO_ODR_OD4 3078 #define GPIO_ODR_ODR_5 GPIO_ODR_OD5 3079 #define GPIO_ODR_ODR_6 GPIO_ODR_OD6 3080 #define GPIO_ODR_ODR_7 GPIO_ODR_OD7 3081 #define GPIO_ODR_ODR_8 GPIO_ODR_OD8 3082 #define GPIO_ODR_ODR_9 GPIO_ODR_OD9 3083 #define GPIO_ODR_ODR_10 GPIO_ODR_OD10 3084 #define GPIO_ODR_ODR_11 GPIO_ODR_OD11 3085 #define GPIO_ODR_ODR_12 GPIO_ODR_OD12 3086 #define GPIO_ODR_ODR_13 GPIO_ODR_OD13 3087 #define GPIO_ODR_ODR_14 GPIO_ODR_OD14 3088 #define GPIO_ODR_ODR_15 GPIO_ODR_OD15 3089 3090 /****************** Bits definition for GPIO_BSRR register ******************/ 3091 #define GPIO_BSRR_BS0_Pos (0U) 3092 #define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ 3093 #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk 3094 #define GPIO_BSRR_BS1_Pos (1U) 3095 #define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ 3096 #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk 3097 #define GPIO_BSRR_BS2_Pos (2U) 3098 #define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ 3099 #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk 3100 #define GPIO_BSRR_BS3_Pos (3U) 3101 #define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ 3102 #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk 3103 #define GPIO_BSRR_BS4_Pos (4U) 3104 #define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ 3105 #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk 3106 #define GPIO_BSRR_BS5_Pos (5U) 3107 #define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ 3108 #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk 3109 #define GPIO_BSRR_BS6_Pos (6U) 3110 #define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ 3111 #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk 3112 #define GPIO_BSRR_BS7_Pos (7U) 3113 #define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ 3114 #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk 3115 #define GPIO_BSRR_BS8_Pos (8U) 3116 #define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ 3117 #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk 3118 #define GPIO_BSRR_BS9_Pos (9U) 3119 #define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ 3120 #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk 3121 #define GPIO_BSRR_BS10_Pos (10U) 3122 #define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ 3123 #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk 3124 #define GPIO_BSRR_BS11_Pos (11U) 3125 #define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ 3126 #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk 3127 #define GPIO_BSRR_BS12_Pos (12U) 3128 #define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ 3129 #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk 3130 #define GPIO_BSRR_BS13_Pos (13U) 3131 #define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ 3132 #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk 3133 #define GPIO_BSRR_BS14_Pos (14U) 3134 #define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ 3135 #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk 3136 #define GPIO_BSRR_BS15_Pos (15U) 3137 #define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ 3138 #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk 3139 #define GPIO_BSRR_BR0_Pos (16U) 3140 #define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ 3141 #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk 3142 #define GPIO_BSRR_BR1_Pos (17U) 3143 #define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ 3144 #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk 3145 #define GPIO_BSRR_BR2_Pos (18U) 3146 #define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ 3147 #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk 3148 #define GPIO_BSRR_BR3_Pos (19U) 3149 #define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ 3150 #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk 3151 #define GPIO_BSRR_BR4_Pos (20U) 3152 #define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ 3153 #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk 3154 #define GPIO_BSRR_BR5_Pos (21U) 3155 #define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ 3156 #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk 3157 #define GPIO_BSRR_BR6_Pos (22U) 3158 #define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ 3159 #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk 3160 #define GPIO_BSRR_BR7_Pos (23U) 3161 #define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ 3162 #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk 3163 #define GPIO_BSRR_BR8_Pos (24U) 3164 #define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ 3165 #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk 3166 #define GPIO_BSRR_BR9_Pos (25U) 3167 #define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ 3168 #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk 3169 #define GPIO_BSRR_BR10_Pos (26U) 3170 #define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ 3171 #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk 3172 #define GPIO_BSRR_BR11_Pos (27U) 3173 #define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ 3174 #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk 3175 #define GPIO_BSRR_BR12_Pos (28U) 3176 #define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ 3177 #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk 3178 #define GPIO_BSRR_BR13_Pos (29U) 3179 #define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ 3180 #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk 3181 #define GPIO_BSRR_BR14_Pos (30U) 3182 #define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ 3183 #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk 3184 #define GPIO_BSRR_BR15_Pos (31U) 3185 #define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ 3186 #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk 3187 3188 /* Legacy defines */ 3189 #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0 3190 #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1 3191 #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2 3192 #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3 3193 #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4 3194 #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5 3195 #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6 3196 #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7 3197 #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8 3198 #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9 3199 #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10 3200 #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11 3201 #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12 3202 #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13 3203 #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14 3204 #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15 3205 #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0 3206 #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1 3207 #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2 3208 #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3 3209 #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4 3210 #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5 3211 #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6 3212 #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7 3213 #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8 3214 #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9 3215 #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10 3216 #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11 3217 #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12 3218 #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13 3219 #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14 3220 #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15 3221 #define GPIO_BRR_BR0 GPIO_BSRR_BR0 3222 #define GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos 3223 #define GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk 3224 #define GPIO_BRR_BR1 GPIO_BSRR_BR1 3225 #define GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos 3226 #define GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk 3227 #define GPIO_BRR_BR2 GPIO_BSRR_BR2 3228 #define GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos 3229 #define GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk 3230 #define GPIO_BRR_BR3 GPIO_BSRR_BR3 3231 #define GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos 3232 #define GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk 3233 #define GPIO_BRR_BR4 GPIO_BSRR_BR4 3234 #define GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos 3235 #define GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk 3236 #define GPIO_BRR_BR5 GPIO_BSRR_BR5 3237 #define GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos 3238 #define GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk 3239 #define GPIO_BRR_BR6 GPIO_BSRR_BR6 3240 #define GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos 3241 #define GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk 3242 #define GPIO_BRR_BR7 GPIO_BSRR_BR7 3243 #define GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos 3244 #define GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk 3245 #define GPIO_BRR_BR8 GPIO_BSRR_BR8 3246 #define GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos 3247 #define GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk 3248 #define GPIO_BRR_BR9 GPIO_BSRR_BR9 3249 #define GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos 3250 #define GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk 3251 #define GPIO_BRR_BR10 GPIO_BSRR_BR10 3252 #define GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos 3253 #define GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk 3254 #define GPIO_BRR_BR11 GPIO_BSRR_BR11 3255 #define GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos 3256 #define GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk 3257 #define GPIO_BRR_BR12 GPIO_BSRR_BR12 3258 #define GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos 3259 #define GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk 3260 #define GPIO_BRR_BR13 GPIO_BSRR_BR13 3261 #define GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos 3262 #define GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk 3263 #define GPIO_BRR_BR14 GPIO_BSRR_BR14 3264 #define GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos 3265 #define GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk 3266 #define GPIO_BRR_BR15 GPIO_BSRR_BR15 3267 #define GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos 3268 #define GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk 3269 /****************** Bit definition for GPIO_LCKR register *********************/ 3270 #define GPIO_LCKR_LCK0_Pos (0U) 3271 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ 3272 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk 3273 #define GPIO_LCKR_LCK1_Pos (1U) 3274 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ 3275 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk 3276 #define GPIO_LCKR_LCK2_Pos (2U) 3277 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ 3278 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk 3279 #define GPIO_LCKR_LCK3_Pos (3U) 3280 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ 3281 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk 3282 #define GPIO_LCKR_LCK4_Pos (4U) 3283 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ 3284 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk 3285 #define GPIO_LCKR_LCK5_Pos (5U) 3286 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ 3287 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk 3288 #define GPIO_LCKR_LCK6_Pos (6U) 3289 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ 3290 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk 3291 #define GPIO_LCKR_LCK7_Pos (7U) 3292 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ 3293 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk 3294 #define GPIO_LCKR_LCK8_Pos (8U) 3295 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ 3296 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk 3297 #define GPIO_LCKR_LCK9_Pos (9U) 3298 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ 3299 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk 3300 #define GPIO_LCKR_LCK10_Pos (10U) 3301 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ 3302 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk 3303 #define GPIO_LCKR_LCK11_Pos (11U) 3304 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ 3305 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk 3306 #define GPIO_LCKR_LCK12_Pos (12U) 3307 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ 3308 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk 3309 #define GPIO_LCKR_LCK13_Pos (13U) 3310 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ 3311 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk 3312 #define GPIO_LCKR_LCK14_Pos (14U) 3313 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ 3314 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk 3315 #define GPIO_LCKR_LCK15_Pos (15U) 3316 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ 3317 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk 3318 #define GPIO_LCKR_LCKK_Pos (16U) 3319 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ 3320 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk 3321 /****************** Bit definition for GPIO_AFRL register *********************/ 3322 #define GPIO_AFRL_AFSEL0_Pos (0U) 3323 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ 3324 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk 3325 #define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ 3326 #define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ 3327 #define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ 3328 #define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ 3329 #define GPIO_AFRL_AFSEL1_Pos (4U) 3330 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ 3331 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk 3332 #define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ 3333 #define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ 3334 #define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ 3335 #define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ 3336 #define GPIO_AFRL_AFSEL2_Pos (8U) 3337 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ 3338 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk 3339 #define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ 3340 #define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ 3341 #define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ 3342 #define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ 3343 #define GPIO_AFRL_AFSEL3_Pos (12U) 3344 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ 3345 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk 3346 #define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ 3347 #define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ 3348 #define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ 3349 #define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ 3350 #define GPIO_AFRL_AFSEL4_Pos (16U) 3351 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ 3352 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk 3353 #define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ 3354 #define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ 3355 #define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ 3356 #define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ 3357 #define GPIO_AFRL_AFSEL5_Pos (20U) 3358 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ 3359 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk 3360 #define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ 3361 #define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ 3362 #define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ 3363 #define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ 3364 #define GPIO_AFRL_AFSEL6_Pos (24U) 3365 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ 3366 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk 3367 #define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ 3368 #define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ 3369 #define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ 3370 #define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ 3371 #define GPIO_AFRL_AFSEL7_Pos (28U) 3372 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ 3373 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk 3374 #define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ 3375 #define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ 3376 #define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ 3377 #define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ 3378 3379 /* Legacy defines */ 3380 #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 3381 #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 3382 #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 3383 #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 3384 #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 3385 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 3386 #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 3387 #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 3388 #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 3389 #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 3390 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 3391 #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 3392 #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 3393 #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 3394 #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 3395 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 3396 #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 3397 #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 3398 #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2 3399 #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3 3400 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 3401 #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 3402 #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 3403 #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 3404 #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 3405 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 3406 #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 3407 #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 3408 #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 3409 #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 3410 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 3411 #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 3412 #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 3413 #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 3414 #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 3415 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 3416 #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 3417 #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 3418 #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 3419 #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 3420 3421 /****************** Bit definition for GPIO_AFRH register *********************/ 3422 #define GPIO_AFRH_AFSEL8_Pos (0U) 3423 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ 3424 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk 3425 #define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ 3426 #define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ 3427 #define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ 3428 #define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ 3429 #define GPIO_AFRH_AFSEL9_Pos (4U) 3430 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ 3431 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk 3432 #define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ 3433 #define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ 3434 #define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ 3435 #define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ 3436 #define GPIO_AFRH_AFSEL10_Pos (8U) 3437 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ 3438 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk 3439 #define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ 3440 #define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ 3441 #define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ 3442 #define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ 3443 #define GPIO_AFRH_AFSEL11_Pos (12U) 3444 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ 3445 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk 3446 #define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ 3447 #define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ 3448 #define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ 3449 #define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ 3450 #define GPIO_AFRH_AFSEL12_Pos (16U) 3451 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ 3452 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk 3453 #define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ 3454 #define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ 3455 #define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ 3456 #define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ 3457 #define GPIO_AFRH_AFSEL13_Pos (20U) 3458 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ 3459 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk 3460 #define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ 3461 #define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ 3462 #define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ 3463 #define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ 3464 #define GPIO_AFRH_AFSEL14_Pos (24U) 3465 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ 3466 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk 3467 #define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ 3468 #define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ 3469 #define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ 3470 #define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ 3471 #define GPIO_AFRH_AFSEL15_Pos (28U) 3472 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ 3473 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk 3474 #define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ 3475 #define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ 3476 #define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ 3477 #define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ 3478 3479 /* Legacy defines */ 3480 #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 3481 #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 3482 #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 3483 #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 3484 #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 3485 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 3486 #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 3487 #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 3488 #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 3489 #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 3490 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 3491 #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 3492 #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 3493 #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 3494 #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3 3495 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 3496 #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 3497 #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 3498 #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 3499 #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 3500 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 3501 #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 3502 #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 3503 #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 3504 #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 3505 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 3506 #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0 3507 #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 3508 #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 3509 #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 3510 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 3511 #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 3512 #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 3513 #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 3514 #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 3515 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 3516 #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0 3517 #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 3518 #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 3519 #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 3520 3521 3522 /******************************************************************************/ 3523 /* */ 3524 /* Inter-integrated Circuit Interface */ 3525 /* */ 3526 /******************************************************************************/ 3527 /******************* Bit definition for I2C_CR1 register ********************/ 3528 #define I2C_CR1_PE_Pos (0U) 3529 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ 3530 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */ 3531 #define I2C_CR1_SMBUS_Pos (1U) 3532 #define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */ 3533 #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */ 3534 #define I2C_CR1_SMBTYPE_Pos (3U) 3535 #define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */ 3536 #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */ 3537 #define I2C_CR1_ENARP_Pos (4U) 3538 #define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */ 3539 #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */ 3540 #define I2C_CR1_ENPEC_Pos (5U) 3541 #define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */ 3542 #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */ 3543 #define I2C_CR1_ENGC_Pos (6U) 3544 #define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */ 3545 #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */ 3546 #define I2C_CR1_NOSTRETCH_Pos (7U) 3547 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */ 3548 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */ 3549 #define I2C_CR1_START_Pos (8U) 3550 #define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) /*!< 0x00000100 */ 3551 #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */ 3552 #define I2C_CR1_STOP_Pos (9U) 3553 #define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) /*!< 0x00000200 */ 3554 #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */ 3555 #define I2C_CR1_ACK_Pos (10U) 3556 #define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) /*!< 0x00000400 */ 3557 #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */ 3558 #define I2C_CR1_POS_Pos (11U) 3559 #define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) /*!< 0x00000800 */ 3560 #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */ 3561 #define I2C_CR1_PEC_Pos (12U) 3562 #define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) /*!< 0x00001000 */ 3563 #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */ 3564 #define I2C_CR1_ALERT_Pos (13U) 3565 #define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */ 3566 #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */ 3567 #define I2C_CR1_SWRST_Pos (15U) 3568 #define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */ 3569 #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */ 3570 3571 /******************* Bit definition for I2C_CR2 register ********************/ 3572 #define I2C_CR2_FREQ_Pos (0U) 3573 #define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */ 3574 #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */ 3575 #define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */ 3576 #define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */ 3577 #define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */ 3578 #define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */ 3579 #define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */ 3580 #define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */ 3581 3582 #define I2C_CR2_ITERREN_Pos (8U) 3583 #define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */ 3584 #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */ 3585 #define I2C_CR2_ITEVTEN_Pos (9U) 3586 #define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */ 3587 #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */ 3588 #define I2C_CR2_ITBUFEN_Pos (10U) 3589 #define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */ 3590 #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */ 3591 #define I2C_CR2_DMAEN_Pos (11U) 3592 #define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */ 3593 #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */ 3594 #define I2C_CR2_LAST_Pos (12U) 3595 #define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) /*!< 0x00001000 */ 3596 #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */ 3597 3598 /******************* Bit definition for I2C_OAR1 register *******************/ 3599 #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */ 3600 #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */ 3601 3602 #define I2C_OAR1_ADD0_Pos (0U) 3603 #define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */ 3604 #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */ 3605 #define I2C_OAR1_ADD1_Pos (1U) 3606 #define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */ 3607 #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */ 3608 #define I2C_OAR1_ADD2_Pos (2U) 3609 #define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */ 3610 #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */ 3611 #define I2C_OAR1_ADD3_Pos (3U) 3612 #define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */ 3613 #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */ 3614 #define I2C_OAR1_ADD4_Pos (4U) 3615 #define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */ 3616 #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */ 3617 #define I2C_OAR1_ADD5_Pos (5U) 3618 #define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */ 3619 #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */ 3620 #define I2C_OAR1_ADD6_Pos (6U) 3621 #define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */ 3622 #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */ 3623 #define I2C_OAR1_ADD7_Pos (7U) 3624 #define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */ 3625 #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */ 3626 #define I2C_OAR1_ADD8_Pos (8U) 3627 #define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */ 3628 #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */ 3629 #define I2C_OAR1_ADD9_Pos (9U) 3630 #define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */ 3631 #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */ 3632 3633 #define I2C_OAR1_ADDMODE_Pos (15U) 3634 #define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */ 3635 #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */ 3636 3637 /******************* Bit definition for I2C_OAR2 register *******************/ 3638 #define I2C_OAR2_ENDUAL_Pos (0U) 3639 #define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */ 3640 #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */ 3641 #define I2C_OAR2_ADD2_Pos (1U) 3642 #define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */ 3643 #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */ 3644 3645 /******************** Bit definition for I2C_DR register ********************/ 3646 #define I2C_DR_DR_Pos (0U) 3647 #define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) /*!< 0x000000FF */ 3648 #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */ 3649 3650 /******************* Bit definition for I2C_SR1 register ********************/ 3651 #define I2C_SR1_SB_Pos (0U) 3652 #define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) /*!< 0x00000001 */ 3653 #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */ 3654 #define I2C_SR1_ADDR_Pos (1U) 3655 #define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */ 3656 #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */ 3657 #define I2C_SR1_BTF_Pos (2U) 3658 #define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) /*!< 0x00000004 */ 3659 #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */ 3660 #define I2C_SR1_ADD10_Pos (3U) 3661 #define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */ 3662 #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */ 3663 #define I2C_SR1_STOPF_Pos (4U) 3664 #define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */ 3665 #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */ 3666 #define I2C_SR1_RXNE_Pos (6U) 3667 #define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */ 3668 #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */ 3669 #define I2C_SR1_TXE_Pos (7U) 3670 #define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) /*!< 0x00000080 */ 3671 #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */ 3672 #define I2C_SR1_BERR_Pos (8U) 3673 #define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) /*!< 0x00000100 */ 3674 #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */ 3675 #define I2C_SR1_ARLO_Pos (9U) 3676 #define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */ 3677 #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */ 3678 #define I2C_SR1_AF_Pos (10U) 3679 #define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) /*!< 0x00000400 */ 3680 #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */ 3681 #define I2C_SR1_OVR_Pos (11U) 3682 #define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) /*!< 0x00000800 */ 3683 #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */ 3684 #define I2C_SR1_PECERR_Pos (12U) 3685 #define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */ 3686 #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */ 3687 #define I2C_SR1_TIMEOUT_Pos (14U) 3688 #define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */ 3689 #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */ 3690 #define I2C_SR1_SMBALERT_Pos (15U) 3691 #define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */ 3692 #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */ 3693 3694 /******************* Bit definition for I2C_SR2 register ********************/ 3695 #define I2C_SR2_MSL_Pos (0U) 3696 #define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) /*!< 0x00000001 */ 3697 #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */ 3698 #define I2C_SR2_BUSY_Pos (1U) 3699 #define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */ 3700 #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */ 3701 #define I2C_SR2_TRA_Pos (2U) 3702 #define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) /*!< 0x00000004 */ 3703 #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */ 3704 #define I2C_SR2_GENCALL_Pos (4U) 3705 #define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */ 3706 #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */ 3707 #define I2C_SR2_SMBDEFAULT_Pos (5U) 3708 #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */ 3709 #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */ 3710 #define I2C_SR2_SMBHOST_Pos (6U) 3711 #define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */ 3712 #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */ 3713 #define I2C_SR2_DUALF_Pos (7U) 3714 #define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */ 3715 #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */ 3716 #define I2C_SR2_PEC_Pos (8U) 3717 #define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */ 3718 #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */ 3719 3720 /******************* Bit definition for I2C_CCR register ********************/ 3721 #define I2C_CCR_CCR_Pos (0U) 3722 #define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */ 3723 #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */ 3724 #define I2C_CCR_DUTY_Pos (14U) 3725 #define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */ 3726 #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */ 3727 #define I2C_CCR_FS_Pos (15U) 3728 #define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) /*!< 0x00008000 */ 3729 #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */ 3730 3731 /****************** Bit definition for I2C_TRISE register *******************/ 3732 #define I2C_TRISE_TRISE_Pos (0U) 3733 #define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */ 3734 #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */ 3735 3736 /****************** Bit definition for I2C_FLTR register *******************/ 3737 #define I2C_FLTR_DNF_Pos (0U) 3738 #define I2C_FLTR_DNF_Msk (0xFUL << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */ 3739 #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */ 3740 #define I2C_FLTR_ANOFF_Pos (4U) 3741 #define I2C_FLTR_ANOFF_Msk (0x1UL << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */ 3742 #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */ 3743 3744 /******************************************************************************/ 3745 /* */ 3746 /* Independent WATCHDOG */ 3747 /* */ 3748 /******************************************************************************/ 3749 /******************* Bit definition for IWDG_KR register ********************/ 3750 #define IWDG_KR_KEY_Pos (0U) 3751 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ 3752 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */ 3753 3754 /******************* Bit definition for IWDG_PR register ********************/ 3755 #define IWDG_PR_PR_Pos (0U) 3756 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ 3757 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */ 3758 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x01 */ 3759 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x02 */ 3760 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x04 */ 3761 3762 /******************* Bit definition for IWDG_RLR register *******************/ 3763 #define IWDG_RLR_RL_Pos (0U) 3764 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ 3765 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */ 3766 3767 /******************* Bit definition for IWDG_SR register ********************/ 3768 #define IWDG_SR_PVU_Pos (0U) 3769 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ 3770 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */ 3771 #define IWDG_SR_RVU_Pos (1U) 3772 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ 3773 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */ 3774 3775 3776 3777 /******************************************************************************/ 3778 /* */ 3779 /* Power Control */ 3780 /* */ 3781 /******************************************************************************/ 3782 /******************** Bit definition for PWR_CR register ********************/ 3783 #define PWR_CR_LPDS_Pos (0U) 3784 #define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) /*!< 0x00000001 */ 3785 #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */ 3786 #define PWR_CR_PDDS_Pos (1U) 3787 #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ 3788 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ 3789 #define PWR_CR_CWUF_Pos (2U) 3790 #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ 3791 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ 3792 #define PWR_CR_CSBF_Pos (3U) 3793 #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ 3794 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ 3795 #define PWR_CR_PVDE_Pos (4U) 3796 #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */ 3797 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */ 3798 3799 #define PWR_CR_PLS_Pos (5U) 3800 #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */ 3801 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */ 3802 #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */ 3803 #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */ 3804 #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */ 3805 3806 /*!< PVD level configuration */ 3807 #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */ 3808 #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */ 3809 #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */ 3810 #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */ 3811 #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */ 3812 #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */ 3813 #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */ 3814 #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */ 3815 #define PWR_CR_DBP_Pos (8U) 3816 #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ 3817 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ 3818 #define PWR_CR_FPDS_Pos (9U) 3819 #define PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) /*!< 0x00000200 */ 3820 #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */ 3821 #define PWR_CR_LPLVDS_Pos (10U) 3822 #define PWR_CR_LPLVDS_Msk (0x1UL << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */ 3823 #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low Power Regulator Low Voltage in Deep Sleep mode */ 3824 #define PWR_CR_MRLVDS_Pos (11U) 3825 #define PWR_CR_MRLVDS_Msk (0x1UL << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */ 3826 #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main Regulator Low Voltage in Deep Sleep mode */ 3827 #define PWR_CR_ADCDC1_Pos (13U) 3828 #define PWR_CR_ADCDC1_Msk (0x1UL << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */ 3829 #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */ 3830 #define PWR_CR_VOS_Pos (14U) 3831 #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x0000C000 */ 3832 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */ 3833 #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */ 3834 #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */ 3835 3836 /* Legacy define */ 3837 #define PWR_CR_PMODE PWR_CR_VOS 3838 3839 /******************* Bit definition for PWR_CSR register ********************/ 3840 #define PWR_CSR_WUF_Pos (0U) 3841 #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ 3842 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ 3843 #define PWR_CSR_SBF_Pos (1U) 3844 #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ 3845 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ 3846 #define PWR_CSR_PVDO_Pos (2U) 3847 #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */ 3848 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */ 3849 #define PWR_CSR_BRR_Pos (3U) 3850 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */ 3851 #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */ 3852 #define PWR_CSR_EWUP_Pos (8U) 3853 #define PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) /*!< 0x00000100 */ 3854 #define PWR_CSR_EWUP PWR_CSR_EWUP_Msk /*!< Enable WKUP pin */ 3855 #define PWR_CSR_BRE_Pos (9U) 3856 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */ 3857 #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */ 3858 #define PWR_CSR_VOSRDY_Pos (14U) 3859 #define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */ 3860 #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */ 3861 3862 /* Legacy define */ 3863 #define PWR_CSR_REGRDY PWR_CSR_VOSRDY 3864 3865 /******************************************************************************/ 3866 /* */ 3867 /* Reset and Clock Control */ 3868 /* */ 3869 /******************************************************************************/ 3870 /******************** Bit definition for RCC_CR register ********************/ 3871 #define RCC_CR_HSION_Pos (0U) 3872 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ 3873 #define RCC_CR_HSION RCC_CR_HSION_Msk 3874 #define RCC_CR_HSIRDY_Pos (1U) 3875 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */ 3876 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk 3877 3878 #define RCC_CR_HSITRIM_Pos (3U) 3879 #define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */ 3880 #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk 3881 #define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */ 3882 #define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */ 3883 #define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */ 3884 #define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */ 3885 #define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */ 3886 3887 #define RCC_CR_HSICAL_Pos (8U) 3888 #define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */ 3889 #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk 3890 #define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */ 3891 #define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */ 3892 #define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */ 3893 #define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */ 3894 #define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */ 3895 #define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */ 3896 #define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */ 3897 #define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */ 3898 3899 #define RCC_CR_HSEON_Pos (16U) 3900 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ 3901 #define RCC_CR_HSEON RCC_CR_HSEON_Msk 3902 #define RCC_CR_HSERDY_Pos (17U) 3903 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ 3904 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk 3905 #define RCC_CR_HSEBYP_Pos (18U) 3906 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ 3907 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk 3908 #define RCC_CR_CSSON_Pos (19U) 3909 #define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */ 3910 #define RCC_CR_CSSON RCC_CR_CSSON_Msk 3911 #define RCC_CR_PLLON_Pos (24U) 3912 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ 3913 #define RCC_CR_PLLON RCC_CR_PLLON_Msk 3914 #define RCC_CR_PLLRDY_Pos (25U) 3915 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ 3916 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk 3917 /* 3918 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie) 3919 */ 3920 #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */ 3921 3922 #define RCC_CR_PLLI2SON_Pos (26U) 3923 #define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */ 3924 #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk 3925 #define RCC_CR_PLLI2SRDY_Pos (27U) 3926 #define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */ 3927 #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk 3928 3929 /******************** Bit definition for RCC_PLLCFGR register ***************/ 3930 #define RCC_PLLCFGR_PLLM_Pos (0U) 3931 #define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */ 3932 #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk 3933 #define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */ 3934 #define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */ 3935 #define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */ 3936 #define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */ 3937 #define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */ 3938 #define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */ 3939 3940 #define RCC_PLLCFGR_PLLN_Pos (6U) 3941 #define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */ 3942 #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk 3943 #define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */ 3944 #define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */ 3945 #define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */ 3946 #define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */ 3947 #define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */ 3948 #define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */ 3949 #define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */ 3950 #define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */ 3951 #define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */ 3952 3953 #define RCC_PLLCFGR_PLLP_Pos (16U) 3954 #define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */ 3955 #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk 3956 #define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */ 3957 #define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */ 3958 3959 #define RCC_PLLCFGR_PLLSRC_Pos (22U) 3960 #define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */ 3961 #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk 3962 #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) 3963 #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */ 3964 #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk 3965 #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U 3966 3967 #define RCC_PLLCFGR_PLLQ_Pos (24U) 3968 #define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */ 3969 #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk 3970 #define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */ 3971 #define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */ 3972 #define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */ 3973 #define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */ 3974 3975 3976 /******************** Bit definition for RCC_CFGR register ******************/ 3977 /*!< SW configuration */ 3978 #define RCC_CFGR_SW_Pos (0U) 3979 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ 3980 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ 3981 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ 3982 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ 3983 3984 #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */ 3985 #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */ 3986 #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */ 3987 3988 /*!< SWS configuration */ 3989 #define RCC_CFGR_SWS_Pos (2U) 3990 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ 3991 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ 3992 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ 3993 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ 3994 3995 #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */ 3996 #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */ 3997 #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */ 3998 3999 /*!< HPRE configuration */ 4000 #define RCC_CFGR_HPRE_Pos (4U) 4001 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ 4002 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ 4003 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ 4004 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ 4005 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ 4006 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ 4007 4008 #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */ 4009 #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */ 4010 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */ 4011 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */ 4012 #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */ 4013 #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */ 4014 #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */ 4015 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */ 4016 #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */ 4017 4018 /*!< PPRE1 configuration */ 4019 #define RCC_CFGR_PPRE1_Pos (10U) 4020 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */ 4021 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ 4022 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ 4023 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */ 4024 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */ 4025 4026 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */ 4027 #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */ 4028 #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */ 4029 #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */ 4030 #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */ 4031 4032 /*!< PPRE2 configuration */ 4033 #define RCC_CFGR_PPRE2_Pos (13U) 4034 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */ 4035 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ 4036 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ 4037 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */ 4038 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */ 4039 4040 #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */ 4041 #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */ 4042 #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */ 4043 #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */ 4044 #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */ 4045 4046 /*!< RTCPRE configuration */ 4047 #define RCC_CFGR_RTCPRE_Pos (16U) 4048 #define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */ 4049 #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk 4050 #define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */ 4051 #define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */ 4052 #define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */ 4053 #define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */ 4054 #define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */ 4055 4056 /*!< MCO1 configuration */ 4057 #define RCC_CFGR_MCO1_Pos (21U) 4058 #define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */ 4059 #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk 4060 #define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */ 4061 #define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */ 4062 4063 #define RCC_CFGR_I2SSRC_Pos (23U) 4064 #define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos) /*!< 0x00800000 */ 4065 #define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk 4066 4067 #define RCC_CFGR_MCO1PRE_Pos (24U) 4068 #define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */ 4069 #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk 4070 #define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */ 4071 #define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */ 4072 #define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */ 4073 4074 #define RCC_CFGR_MCO2PRE_Pos (27U) 4075 #define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */ 4076 #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk 4077 #define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */ 4078 #define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */ 4079 #define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */ 4080 4081 #define RCC_CFGR_MCO2_Pos (30U) 4082 #define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */ 4083 #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk 4084 #define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */ 4085 #define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */ 4086 4087 /******************** Bit definition for RCC_CIR register *******************/ 4088 #define RCC_CIR_LSIRDYF_Pos (0U) 4089 #define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */ 4090 #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk 4091 #define RCC_CIR_LSERDYF_Pos (1U) 4092 #define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */ 4093 #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk 4094 #define RCC_CIR_HSIRDYF_Pos (2U) 4095 #define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */ 4096 #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk 4097 #define RCC_CIR_HSERDYF_Pos (3U) 4098 #define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */ 4099 #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk 4100 #define RCC_CIR_PLLRDYF_Pos (4U) 4101 #define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */ 4102 #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk 4103 #define RCC_CIR_PLLI2SRDYF_Pos (5U) 4104 #define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */ 4105 #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk 4106 4107 #define RCC_CIR_CSSF_Pos (7U) 4108 #define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */ 4109 #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk 4110 #define RCC_CIR_LSIRDYIE_Pos (8U) 4111 #define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */ 4112 #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk 4113 #define RCC_CIR_LSERDYIE_Pos (9U) 4114 #define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */ 4115 #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk 4116 #define RCC_CIR_HSIRDYIE_Pos (10U) 4117 #define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */ 4118 #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk 4119 #define RCC_CIR_HSERDYIE_Pos (11U) 4120 #define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */ 4121 #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk 4122 #define RCC_CIR_PLLRDYIE_Pos (12U) 4123 #define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */ 4124 #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk 4125 #define RCC_CIR_PLLI2SRDYIE_Pos (13U) 4126 #define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */ 4127 #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk 4128 4129 #define RCC_CIR_LSIRDYC_Pos (16U) 4130 #define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */ 4131 #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk 4132 #define RCC_CIR_LSERDYC_Pos (17U) 4133 #define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */ 4134 #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk 4135 #define RCC_CIR_HSIRDYC_Pos (18U) 4136 #define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */ 4137 #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk 4138 #define RCC_CIR_HSERDYC_Pos (19U) 4139 #define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */ 4140 #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk 4141 #define RCC_CIR_PLLRDYC_Pos (20U) 4142 #define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */ 4143 #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk 4144 #define RCC_CIR_PLLI2SRDYC_Pos (21U) 4145 #define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */ 4146 #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk 4147 4148 #define RCC_CIR_CSSC_Pos (23U) 4149 #define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */ 4150 #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk 4151 4152 /******************** Bit definition for RCC_AHB1RSTR register **************/ 4153 #define RCC_AHB1RSTR_GPIOARST_Pos (0U) 4154 #define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */ 4155 #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk 4156 #define RCC_AHB1RSTR_GPIOBRST_Pos (1U) 4157 #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */ 4158 #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk 4159 #define RCC_AHB1RSTR_GPIOCRST_Pos (2U) 4160 #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */ 4161 #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk 4162 #define RCC_AHB1RSTR_GPIODRST_Pos (3U) 4163 #define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */ 4164 #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk 4165 #define RCC_AHB1RSTR_GPIOERST_Pos (4U) 4166 #define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */ 4167 #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk 4168 #define RCC_AHB1RSTR_GPIOHRST_Pos (7U) 4169 #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */ 4170 #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk 4171 #define RCC_AHB1RSTR_CRCRST_Pos (12U) 4172 #define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */ 4173 #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk 4174 #define RCC_AHB1RSTR_DMA1RST_Pos (21U) 4175 #define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */ 4176 #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk 4177 #define RCC_AHB1RSTR_DMA2RST_Pos (22U) 4178 #define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */ 4179 #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk 4180 4181 /******************** Bit definition for RCC_AHB2RSTR register **************/ 4182 #define RCC_AHB2RSTR_OTGFSRST_Pos (7U) 4183 #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */ 4184 #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk 4185 /******************** Bit definition for RCC_AHB3RSTR register **************/ 4186 4187 4188 /******************** Bit definition for RCC_APB1RSTR register **************/ 4189 #define RCC_APB1RSTR_TIM2RST_Pos (0U) 4190 #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ 4191 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk 4192 #define RCC_APB1RSTR_TIM3RST_Pos (1U) 4193 #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */ 4194 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk 4195 #define RCC_APB1RSTR_TIM4RST_Pos (2U) 4196 #define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */ 4197 #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk 4198 #define RCC_APB1RSTR_TIM5RST_Pos (3U) 4199 #define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */ 4200 #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk 4201 #define RCC_APB1RSTR_WWDGRST_Pos (11U) 4202 #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ 4203 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk 4204 #define RCC_APB1RSTR_SPI2RST_Pos (14U) 4205 #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */ 4206 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk 4207 #define RCC_APB1RSTR_SPI3RST_Pos (15U) 4208 #define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */ 4209 #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk 4210 #define RCC_APB1RSTR_USART2RST_Pos (17U) 4211 #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ 4212 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk 4213 #define RCC_APB1RSTR_I2C1RST_Pos (21U) 4214 #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ 4215 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk 4216 #define RCC_APB1RSTR_I2C2RST_Pos (22U) 4217 #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */ 4218 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk 4219 #define RCC_APB1RSTR_I2C3RST_Pos (23U) 4220 #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */ 4221 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk 4222 #define RCC_APB1RSTR_PWRRST_Pos (28U) 4223 #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ 4224 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk 4225 4226 /******************** Bit definition for RCC_APB2RSTR register **************/ 4227 #define RCC_APB2RSTR_TIM1RST_Pos (0U) 4228 #define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */ 4229 #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk 4230 #define RCC_APB2RSTR_USART1RST_Pos (4U) 4231 #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */ 4232 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk 4233 #define RCC_APB2RSTR_USART6RST_Pos (5U) 4234 #define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */ 4235 #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk 4236 #define RCC_APB2RSTR_ADCRST_Pos (8U) 4237 #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */ 4238 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk 4239 #define RCC_APB2RSTR_SDIORST_Pos (11U) 4240 #define RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */ 4241 #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk 4242 #define RCC_APB2RSTR_SPI1RST_Pos (12U) 4243 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ 4244 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk 4245 #define RCC_APB2RSTR_SPI4RST_Pos (13U) 4246 #define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */ 4247 #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk 4248 #define RCC_APB2RSTR_SYSCFGRST_Pos (14U) 4249 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */ 4250 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk 4251 #define RCC_APB2RSTR_TIM9RST_Pos (16U) 4252 #define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */ 4253 #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk 4254 #define RCC_APB2RSTR_TIM10RST_Pos (17U) 4255 #define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */ 4256 #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk 4257 #define RCC_APB2RSTR_TIM11RST_Pos (18U) 4258 #define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */ 4259 #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk 4260 4261 /* Old SPI1RST bit definition, maintained for legacy purpose */ 4262 #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST 4263 4264 /******************** Bit definition for RCC_AHB1ENR register ***************/ 4265 #define RCC_AHB1ENR_GPIOAEN_Pos (0U) 4266 #define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */ 4267 #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk 4268 #define RCC_AHB1ENR_GPIOBEN_Pos (1U) 4269 #define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */ 4270 #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk 4271 #define RCC_AHB1ENR_GPIOCEN_Pos (2U) 4272 #define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */ 4273 #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk 4274 #define RCC_AHB1ENR_GPIODEN_Pos (3U) 4275 #define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */ 4276 #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk 4277 #define RCC_AHB1ENR_GPIOEEN_Pos (4U) 4278 #define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */ 4279 #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk 4280 #define RCC_AHB1ENR_GPIOHEN_Pos (7U) 4281 #define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */ 4282 #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk 4283 #define RCC_AHB1ENR_CRCEN_Pos (12U) 4284 #define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */ 4285 #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk 4286 #define RCC_AHB1ENR_DMA1EN_Pos (21U) 4287 #define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */ 4288 #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk 4289 #define RCC_AHB1ENR_DMA2EN_Pos (22U) 4290 #define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */ 4291 #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk 4292 /******************** Bit definition for RCC_AHB2ENR register ***************/ 4293 /* 4294 * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie) 4295 */ 4296 #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */ 4297 4298 #define RCC_AHB2ENR_OTGFSEN_Pos (7U) 4299 #define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */ 4300 #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk 4301 4302 /******************** Bit definition for RCC_APB1ENR register ***************/ 4303 #define RCC_APB1ENR_TIM2EN_Pos (0U) 4304 #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ 4305 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk 4306 #define RCC_APB1ENR_TIM3EN_Pos (1U) 4307 #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */ 4308 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk 4309 #define RCC_APB1ENR_TIM4EN_Pos (2U) 4310 #define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */ 4311 #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk 4312 #define RCC_APB1ENR_TIM5EN_Pos (3U) 4313 #define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */ 4314 #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk 4315 #define RCC_APB1ENR_WWDGEN_Pos (11U) 4316 #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ 4317 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk 4318 #define RCC_APB1ENR_SPI2EN_Pos (14U) 4319 #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */ 4320 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk 4321 #define RCC_APB1ENR_SPI3EN_Pos (15U) 4322 #define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */ 4323 #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk 4324 #define RCC_APB1ENR_USART2EN_Pos (17U) 4325 #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ 4326 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk 4327 #define RCC_APB1ENR_I2C1EN_Pos (21U) 4328 #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ 4329 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk 4330 #define RCC_APB1ENR_I2C2EN_Pos (22U) 4331 #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */ 4332 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk 4333 #define RCC_APB1ENR_I2C3EN_Pos (23U) 4334 #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */ 4335 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk 4336 #define RCC_APB1ENR_PWREN_Pos (28U) 4337 #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ 4338 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk 4339 4340 /******************** Bit definition for RCC_APB2ENR register ***************/ 4341 #define RCC_APB2ENR_TIM1EN_Pos (0U) 4342 #define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */ 4343 #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk 4344 #define RCC_APB2ENR_USART1EN_Pos (4U) 4345 #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */ 4346 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk 4347 #define RCC_APB2ENR_USART6EN_Pos (5U) 4348 #define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */ 4349 #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk 4350 #define RCC_APB2ENR_ADC1EN_Pos (8U) 4351 #define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */ 4352 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk 4353 #define RCC_APB2ENR_SDIOEN_Pos (11U) 4354 #define RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */ 4355 #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk 4356 #define RCC_APB2ENR_SPI1EN_Pos (12U) 4357 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ 4358 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk 4359 #define RCC_APB2ENR_SPI4EN_Pos (13U) 4360 #define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */ 4361 #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk 4362 #define RCC_APB2ENR_SYSCFGEN_Pos (14U) 4363 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */ 4364 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk 4365 #define RCC_APB2ENR_TIM9EN_Pos (16U) 4366 #define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */ 4367 #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk 4368 #define RCC_APB2ENR_TIM10EN_Pos (17U) 4369 #define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */ 4370 #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk 4371 #define RCC_APB2ENR_TIM11EN_Pos (18U) 4372 #define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */ 4373 #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk 4374 4375 /******************** Bit definition for RCC_AHB1LPENR register *************/ 4376 #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U) 4377 #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */ 4378 #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk 4379 #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) 4380 #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */ 4381 #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk 4382 #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U) 4383 #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */ 4384 #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk 4385 #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U) 4386 #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */ 4387 #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk 4388 #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U) 4389 #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */ 4390 #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk 4391 #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) 4392 #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */ 4393 #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk 4394 #define RCC_AHB1LPENR_CRCLPEN_Pos (12U) 4395 #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */ 4396 #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk 4397 #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U) 4398 #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */ 4399 #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk 4400 #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U) 4401 #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */ 4402 #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk 4403 #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U) 4404 #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */ 4405 #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk 4406 #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U) 4407 #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */ 4408 #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk 4409 4410 4411 /******************** Bit definition for RCC_AHB2LPENR register *************/ 4412 #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) 4413 #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */ 4414 #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk 4415 4416 /******************** Bit definition for RCC_AHB3LPENR register *************/ 4417 4418 /******************** Bit definition for RCC_APB1LPENR register *************/ 4419 #define RCC_APB1LPENR_TIM2LPEN_Pos (0U) 4420 #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */ 4421 #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk 4422 #define RCC_APB1LPENR_TIM3LPEN_Pos (1U) 4423 #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */ 4424 #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk 4425 #define RCC_APB1LPENR_TIM4LPEN_Pos (2U) 4426 #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */ 4427 #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk 4428 #define RCC_APB1LPENR_TIM5LPEN_Pos (3U) 4429 #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */ 4430 #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk 4431 #define RCC_APB1LPENR_WWDGLPEN_Pos (11U) 4432 #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */ 4433 #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk 4434 #define RCC_APB1LPENR_SPI2LPEN_Pos (14U) 4435 #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */ 4436 #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk 4437 #define RCC_APB1LPENR_SPI3LPEN_Pos (15U) 4438 #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */ 4439 #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk 4440 #define RCC_APB1LPENR_USART2LPEN_Pos (17U) 4441 #define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */ 4442 #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk 4443 #define RCC_APB1LPENR_I2C1LPEN_Pos (21U) 4444 #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */ 4445 #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk 4446 #define RCC_APB1LPENR_I2C2LPEN_Pos (22U) 4447 #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */ 4448 #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk 4449 #define RCC_APB1LPENR_I2C3LPEN_Pos (23U) 4450 #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */ 4451 #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk 4452 #define RCC_APB1LPENR_PWRLPEN_Pos (28U) 4453 #define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */ 4454 #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk 4455 4456 /******************** Bit definition for RCC_APB2LPENR register *************/ 4457 #define RCC_APB2LPENR_TIM1LPEN_Pos (0U) 4458 #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */ 4459 #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk 4460 #define RCC_APB2LPENR_USART1LPEN_Pos (4U) 4461 #define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */ 4462 #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk 4463 #define RCC_APB2LPENR_USART6LPEN_Pos (5U) 4464 #define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */ 4465 #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk 4466 #define RCC_APB2LPENR_ADC1LPEN_Pos (8U) 4467 #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */ 4468 #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk 4469 #define RCC_APB2LPENR_SDIOLPEN_Pos (11U) 4470 #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */ 4471 #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk 4472 #define RCC_APB2LPENR_SPI1LPEN_Pos (12U) 4473 #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */ 4474 #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk 4475 #define RCC_APB2LPENR_SPI4LPEN_Pos (13U) 4476 #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */ 4477 #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk 4478 #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) 4479 #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */ 4480 #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk 4481 #define RCC_APB2LPENR_TIM9LPEN_Pos (16U) 4482 #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */ 4483 #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk 4484 #define RCC_APB2LPENR_TIM10LPEN_Pos (17U) 4485 #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */ 4486 #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk 4487 #define RCC_APB2LPENR_TIM11LPEN_Pos (18U) 4488 #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */ 4489 #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk 4490 4491 /******************** Bit definition for RCC_BDCR register ******************/ 4492 #define RCC_BDCR_LSEON_Pos (0U) 4493 #define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */ 4494 #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk 4495 #define RCC_BDCR_LSERDY_Pos (1U) 4496 #define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */ 4497 #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk 4498 #define RCC_BDCR_LSEBYP_Pos (2U) 4499 #define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */ 4500 #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk 4501 4502 #define RCC_BDCR_RTCSEL_Pos (8U) 4503 #define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */ 4504 #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk 4505 #define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */ 4506 #define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */ 4507 4508 #define RCC_BDCR_RTCEN_Pos (15U) 4509 #define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */ 4510 #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk 4511 #define RCC_BDCR_BDRST_Pos (16U) 4512 #define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */ 4513 #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk 4514 4515 /******************** Bit definition for RCC_CSR register *******************/ 4516 #define RCC_CSR_LSION_Pos (0U) 4517 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ 4518 #define RCC_CSR_LSION RCC_CSR_LSION_Msk 4519 #define RCC_CSR_LSIRDY_Pos (1U) 4520 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ 4521 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk 4522 #define RCC_CSR_RMVF_Pos (24U) 4523 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */ 4524 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk 4525 #define RCC_CSR_BORRSTF_Pos (25U) 4526 #define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) /*!< 0x02000000 */ 4527 #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk 4528 #define RCC_CSR_PINRSTF_Pos (26U) 4529 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ 4530 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk 4531 #define RCC_CSR_PORRSTF_Pos (27U) 4532 #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ 4533 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk 4534 #define RCC_CSR_SFTRSTF_Pos (28U) 4535 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ 4536 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk 4537 #define RCC_CSR_IWDGRSTF_Pos (29U) 4538 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ 4539 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk 4540 #define RCC_CSR_WWDGRSTF_Pos (30U) 4541 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ 4542 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk 4543 #define RCC_CSR_LPWRRSTF_Pos (31U) 4544 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ 4545 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk 4546 /* Legacy defines */ 4547 #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF 4548 #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF 4549 4550 /******************** Bit definition for RCC_SSCGR register *****************/ 4551 #define RCC_SSCGR_MODPER_Pos (0U) 4552 #define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */ 4553 #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk 4554 #define RCC_SSCGR_INCSTEP_Pos (13U) 4555 #define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */ 4556 #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk 4557 #define RCC_SSCGR_SPREADSEL_Pos (30U) 4558 #define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */ 4559 #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk 4560 #define RCC_SSCGR_SSCGEN_Pos (31U) 4561 #define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */ 4562 #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk 4563 4564 /******************** Bit definition for RCC_PLLI2SCFGR register ************/ 4565 #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) 4566 #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */ 4567 #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk 4568 #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */ 4569 #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */ 4570 #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */ 4571 #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */ 4572 #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */ 4573 #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */ 4574 #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */ 4575 #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */ 4576 #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */ 4577 4578 #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) 4579 #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */ 4580 #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk 4581 #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */ 4582 #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */ 4583 #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */ 4584 4585 /******************** Bit definition for RCC_DCKCFGR register ***************/ 4586 4587 #define RCC_DCKCFGR_TIMPRE_Pos (24U) 4588 #define RCC_DCKCFGR_TIMPRE_Msk (0x1UL << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */ 4589 #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk 4590 4591 4592 /******************************************************************************/ 4593 /* */ 4594 /* Real-Time Clock (RTC) */ 4595 /* */ 4596 /******************************************************************************/ 4597 /******************** Bits definition for RTC_TR register *******************/ 4598 #define RTC_TR_PM_Pos (22U) 4599 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ 4600 #define RTC_TR_PM RTC_TR_PM_Msk 4601 #define RTC_TR_HT_Pos (20U) 4602 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ 4603 #define RTC_TR_HT RTC_TR_HT_Msk 4604 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ 4605 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ 4606 #define RTC_TR_HU_Pos (16U) 4607 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ 4608 #define RTC_TR_HU RTC_TR_HU_Msk 4609 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ 4610 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ 4611 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ 4612 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ 4613 #define RTC_TR_MNT_Pos (12U) 4614 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ 4615 #define RTC_TR_MNT RTC_TR_MNT_Msk 4616 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ 4617 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ 4618 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ 4619 #define RTC_TR_MNU_Pos (8U) 4620 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ 4621 #define RTC_TR_MNU RTC_TR_MNU_Msk 4622 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ 4623 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ 4624 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ 4625 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ 4626 #define RTC_TR_ST_Pos (4U) 4627 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ 4628 #define RTC_TR_ST RTC_TR_ST_Msk 4629 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ 4630 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ 4631 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ 4632 #define RTC_TR_SU_Pos (0U) 4633 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ 4634 #define RTC_TR_SU RTC_TR_SU_Msk 4635 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ 4636 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ 4637 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ 4638 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ 4639 4640 /******************** Bits definition for RTC_DR register *******************/ 4641 #define RTC_DR_YT_Pos (20U) 4642 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ 4643 #define RTC_DR_YT RTC_DR_YT_Msk 4644 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ 4645 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ 4646 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ 4647 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ 4648 #define RTC_DR_YU_Pos (16U) 4649 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ 4650 #define RTC_DR_YU RTC_DR_YU_Msk 4651 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ 4652 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ 4653 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ 4654 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ 4655 #define RTC_DR_WDU_Pos (13U) 4656 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ 4657 #define RTC_DR_WDU RTC_DR_WDU_Msk 4658 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ 4659 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ 4660 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ 4661 #define RTC_DR_MT_Pos (12U) 4662 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ 4663 #define RTC_DR_MT RTC_DR_MT_Msk 4664 #define RTC_DR_MU_Pos (8U) 4665 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ 4666 #define RTC_DR_MU RTC_DR_MU_Msk 4667 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ 4668 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ 4669 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ 4670 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ 4671 #define RTC_DR_DT_Pos (4U) 4672 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ 4673 #define RTC_DR_DT RTC_DR_DT_Msk 4674 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ 4675 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ 4676 #define RTC_DR_DU_Pos (0U) 4677 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ 4678 #define RTC_DR_DU RTC_DR_DU_Msk 4679 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ 4680 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ 4681 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ 4682 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ 4683 4684 /******************** Bits definition for RTC_CR register *******************/ 4685 #define RTC_CR_COE_Pos (23U) 4686 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ 4687 #define RTC_CR_COE RTC_CR_COE_Msk 4688 #define RTC_CR_OSEL_Pos (21U) 4689 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ 4690 #define RTC_CR_OSEL RTC_CR_OSEL_Msk 4691 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ 4692 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ 4693 #define RTC_CR_POL_Pos (20U) 4694 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ 4695 #define RTC_CR_POL RTC_CR_POL_Msk 4696 #define RTC_CR_COSEL_Pos (19U) 4697 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ 4698 #define RTC_CR_COSEL RTC_CR_COSEL_Msk 4699 #define RTC_CR_BKP_Pos (18U) 4700 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ 4701 #define RTC_CR_BKP RTC_CR_BKP_Msk 4702 #define RTC_CR_SUB1H_Pos (17U) 4703 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ 4704 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk 4705 #define RTC_CR_ADD1H_Pos (16U) 4706 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ 4707 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk 4708 #define RTC_CR_TSIE_Pos (15U) 4709 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ 4710 #define RTC_CR_TSIE RTC_CR_TSIE_Msk 4711 #define RTC_CR_WUTIE_Pos (14U) 4712 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ 4713 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk 4714 #define RTC_CR_ALRBIE_Pos (13U) 4715 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ 4716 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk 4717 #define RTC_CR_ALRAIE_Pos (12U) 4718 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ 4719 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk 4720 #define RTC_CR_TSE_Pos (11U) 4721 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ 4722 #define RTC_CR_TSE RTC_CR_TSE_Msk 4723 #define RTC_CR_WUTE_Pos (10U) 4724 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ 4725 #define RTC_CR_WUTE RTC_CR_WUTE_Msk 4726 #define RTC_CR_ALRBE_Pos (9U) 4727 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ 4728 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk 4729 #define RTC_CR_ALRAE_Pos (8U) 4730 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ 4731 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk 4732 #define RTC_CR_DCE_Pos (7U) 4733 #define RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) /*!< 0x00000080 */ 4734 #define RTC_CR_DCE RTC_CR_DCE_Msk 4735 #define RTC_CR_FMT_Pos (6U) 4736 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ 4737 #define RTC_CR_FMT RTC_CR_FMT_Msk 4738 #define RTC_CR_BYPSHAD_Pos (5U) 4739 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ 4740 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk 4741 #define RTC_CR_REFCKON_Pos (4U) 4742 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ 4743 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk 4744 #define RTC_CR_TSEDGE_Pos (3U) 4745 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ 4746 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk 4747 #define RTC_CR_WUCKSEL_Pos (0U) 4748 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ 4749 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk 4750 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ 4751 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ 4752 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ 4753 4754 /* Legacy defines */ 4755 #define RTC_CR_BCK RTC_CR_BKP 4756 4757 /******************** Bits definition for RTC_ISR register ******************/ 4758 #define RTC_ISR_RECALPF_Pos (16U) 4759 #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ 4760 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk 4761 #define RTC_ISR_TAMP1F_Pos (13U) 4762 #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ 4763 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk 4764 #define RTC_ISR_TAMP2F_Pos (14U) 4765 #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ 4766 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk 4767 #define RTC_ISR_TSOVF_Pos (12U) 4768 #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ 4769 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk 4770 #define RTC_ISR_TSF_Pos (11U) 4771 #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ 4772 #define RTC_ISR_TSF RTC_ISR_TSF_Msk 4773 #define RTC_ISR_WUTF_Pos (10U) 4774 #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ 4775 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk 4776 #define RTC_ISR_ALRBF_Pos (9U) 4777 #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ 4778 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk 4779 #define RTC_ISR_ALRAF_Pos (8U) 4780 #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ 4781 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk 4782 #define RTC_ISR_INIT_Pos (7U) 4783 #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ 4784 #define RTC_ISR_INIT RTC_ISR_INIT_Msk 4785 #define RTC_ISR_INITF_Pos (6U) 4786 #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ 4787 #define RTC_ISR_INITF RTC_ISR_INITF_Msk 4788 #define RTC_ISR_RSF_Pos (5U) 4789 #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ 4790 #define RTC_ISR_RSF RTC_ISR_RSF_Msk 4791 #define RTC_ISR_INITS_Pos (4U) 4792 #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ 4793 #define RTC_ISR_INITS RTC_ISR_INITS_Msk 4794 #define RTC_ISR_SHPF_Pos (3U) 4795 #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ 4796 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk 4797 #define RTC_ISR_WUTWF_Pos (2U) 4798 #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ 4799 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk 4800 #define RTC_ISR_ALRBWF_Pos (1U) 4801 #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ 4802 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk 4803 #define RTC_ISR_ALRAWF_Pos (0U) 4804 #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ 4805 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk 4806 4807 /******************** Bits definition for RTC_PRER register *****************/ 4808 #define RTC_PRER_PREDIV_A_Pos (16U) 4809 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ 4810 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk 4811 #define RTC_PRER_PREDIV_S_Pos (0U) 4812 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ 4813 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk 4814 4815 /******************** Bits definition for RTC_WUTR register *****************/ 4816 #define RTC_WUTR_WUT_Pos (0U) 4817 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ 4818 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk 4819 4820 /******************** Bits definition for RTC_CALIBR register ***************/ 4821 #define RTC_CALIBR_DCS_Pos (7U) 4822 #define RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */ 4823 #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk 4824 #define RTC_CALIBR_DC_Pos (0U) 4825 #define RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */ 4826 #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk 4827 4828 /******************** Bits definition for RTC_ALRMAR register ***************/ 4829 #define RTC_ALRMAR_MSK4_Pos (31U) 4830 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ 4831 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk 4832 #define RTC_ALRMAR_WDSEL_Pos (30U) 4833 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ 4834 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk 4835 #define RTC_ALRMAR_DT_Pos (28U) 4836 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ 4837 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk 4838 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ 4839 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ 4840 #define RTC_ALRMAR_DU_Pos (24U) 4841 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ 4842 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk 4843 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ 4844 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ 4845 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ 4846 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ 4847 #define RTC_ALRMAR_MSK3_Pos (23U) 4848 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ 4849 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk 4850 #define RTC_ALRMAR_PM_Pos (22U) 4851 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ 4852 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk 4853 #define RTC_ALRMAR_HT_Pos (20U) 4854 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ 4855 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk 4856 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ 4857 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ 4858 #define RTC_ALRMAR_HU_Pos (16U) 4859 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ 4860 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk 4861 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ 4862 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ 4863 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ 4864 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ 4865 #define RTC_ALRMAR_MSK2_Pos (15U) 4866 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ 4867 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk 4868 #define RTC_ALRMAR_MNT_Pos (12U) 4869 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ 4870 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk 4871 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ 4872 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ 4873 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ 4874 #define RTC_ALRMAR_MNU_Pos (8U) 4875 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ 4876 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk 4877 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ 4878 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ 4879 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ 4880 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ 4881 #define RTC_ALRMAR_MSK1_Pos (7U) 4882 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ 4883 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk 4884 #define RTC_ALRMAR_ST_Pos (4U) 4885 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ 4886 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk 4887 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ 4888 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ 4889 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ 4890 #define RTC_ALRMAR_SU_Pos (0U) 4891 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ 4892 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk 4893 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ 4894 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ 4895 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ 4896 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ 4897 4898 /******************** Bits definition for RTC_ALRMBR register ***************/ 4899 #define RTC_ALRMBR_MSK4_Pos (31U) 4900 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ 4901 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk 4902 #define RTC_ALRMBR_WDSEL_Pos (30U) 4903 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ 4904 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk 4905 #define RTC_ALRMBR_DT_Pos (28U) 4906 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ 4907 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk 4908 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ 4909 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ 4910 #define RTC_ALRMBR_DU_Pos (24U) 4911 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ 4912 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk 4913 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ 4914 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ 4915 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ 4916 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ 4917 #define RTC_ALRMBR_MSK3_Pos (23U) 4918 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ 4919 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk 4920 #define RTC_ALRMBR_PM_Pos (22U) 4921 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ 4922 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk 4923 #define RTC_ALRMBR_HT_Pos (20U) 4924 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ 4925 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk 4926 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ 4927 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ 4928 #define RTC_ALRMBR_HU_Pos (16U) 4929 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ 4930 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk 4931 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ 4932 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ 4933 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ 4934 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ 4935 #define RTC_ALRMBR_MSK2_Pos (15U) 4936 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ 4937 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk 4938 #define RTC_ALRMBR_MNT_Pos (12U) 4939 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ 4940 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk 4941 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ 4942 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ 4943 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ 4944 #define RTC_ALRMBR_MNU_Pos (8U) 4945 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ 4946 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk 4947 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ 4948 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ 4949 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ 4950 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ 4951 #define RTC_ALRMBR_MSK1_Pos (7U) 4952 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ 4953 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk 4954 #define RTC_ALRMBR_ST_Pos (4U) 4955 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ 4956 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk 4957 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ 4958 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ 4959 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ 4960 #define RTC_ALRMBR_SU_Pos (0U) 4961 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ 4962 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk 4963 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ 4964 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ 4965 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ 4966 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ 4967 4968 /******************** Bits definition for RTC_WPR register ******************/ 4969 #define RTC_WPR_KEY_Pos (0U) 4970 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ 4971 #define RTC_WPR_KEY RTC_WPR_KEY_Msk 4972 4973 /******************** Bits definition for RTC_SSR register ******************/ 4974 #define RTC_SSR_SS_Pos (0U) 4975 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ 4976 #define RTC_SSR_SS RTC_SSR_SS_Msk 4977 4978 /******************** Bits definition for RTC_SHIFTR register ***************/ 4979 #define RTC_SHIFTR_SUBFS_Pos (0U) 4980 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ 4981 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk 4982 #define RTC_SHIFTR_ADD1S_Pos (31U) 4983 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ 4984 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk 4985 4986 /******************** Bits definition for RTC_TSTR register *****************/ 4987 #define RTC_TSTR_PM_Pos (22U) 4988 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ 4989 #define RTC_TSTR_PM RTC_TSTR_PM_Msk 4990 #define RTC_TSTR_HT_Pos (20U) 4991 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ 4992 #define RTC_TSTR_HT RTC_TSTR_HT_Msk 4993 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ 4994 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ 4995 #define RTC_TSTR_HU_Pos (16U) 4996 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ 4997 #define RTC_TSTR_HU RTC_TSTR_HU_Msk 4998 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ 4999 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ 5000 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ 5001 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ 5002 #define RTC_TSTR_MNT_Pos (12U) 5003 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ 5004 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk 5005 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ 5006 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ 5007 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ 5008 #define RTC_TSTR_MNU_Pos (8U) 5009 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ 5010 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk 5011 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ 5012 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ 5013 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ 5014 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ 5015 #define RTC_TSTR_ST_Pos (4U) 5016 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ 5017 #define RTC_TSTR_ST RTC_TSTR_ST_Msk 5018 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ 5019 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ 5020 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ 5021 #define RTC_TSTR_SU_Pos (0U) 5022 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ 5023 #define RTC_TSTR_SU RTC_TSTR_SU_Msk 5024 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ 5025 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ 5026 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ 5027 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ 5028 5029 /******************** Bits definition for RTC_TSDR register *****************/ 5030 #define RTC_TSDR_WDU_Pos (13U) 5031 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ 5032 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk 5033 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ 5034 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ 5035 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ 5036 #define RTC_TSDR_MT_Pos (12U) 5037 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ 5038 #define RTC_TSDR_MT RTC_TSDR_MT_Msk 5039 #define RTC_TSDR_MU_Pos (8U) 5040 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ 5041 #define RTC_TSDR_MU RTC_TSDR_MU_Msk 5042 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ 5043 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ 5044 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ 5045 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ 5046 #define RTC_TSDR_DT_Pos (4U) 5047 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ 5048 #define RTC_TSDR_DT RTC_TSDR_DT_Msk 5049 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ 5050 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ 5051 #define RTC_TSDR_DU_Pos (0U) 5052 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ 5053 #define RTC_TSDR_DU RTC_TSDR_DU_Msk 5054 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ 5055 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ 5056 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ 5057 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ 5058 5059 /******************** Bits definition for RTC_TSSSR register ****************/ 5060 #define RTC_TSSSR_SS_Pos (0U) 5061 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ 5062 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk 5063 5064 /******************** Bits definition for RTC_CAL register *****************/ 5065 #define RTC_CALR_CALP_Pos (15U) 5066 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ 5067 #define RTC_CALR_CALP RTC_CALR_CALP_Msk 5068 #define RTC_CALR_CALW8_Pos (14U) 5069 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ 5070 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk 5071 #define RTC_CALR_CALW16_Pos (13U) 5072 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ 5073 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk 5074 #define RTC_CALR_CALM_Pos (0U) 5075 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ 5076 #define RTC_CALR_CALM RTC_CALR_CALM_Msk 5077 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ 5078 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ 5079 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ 5080 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ 5081 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ 5082 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ 5083 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ 5084 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ 5085 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ 5086 5087 /******************** Bits definition for RTC_TAFCR register ****************/ 5088 #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U) 5089 #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */ 5090 #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk 5091 #define RTC_TAFCR_TSINSEL_Pos (17U) 5092 #define RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */ 5093 #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk 5094 #define RTC_TAFCR_TAMP1INSEL_Pos (16U) 5095 #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */ 5096 #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk 5097 #define RTC_TAFCR_TAMPPUDIS_Pos (15U) 5098 #define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ 5099 #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk 5100 #define RTC_TAFCR_TAMPPRCH_Pos (13U) 5101 #define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */ 5102 #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk 5103 #define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */ 5104 #define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */ 5105 #define RTC_TAFCR_TAMPFLT_Pos (11U) 5106 #define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */ 5107 #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk 5108 #define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */ 5109 #define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */ 5110 #define RTC_TAFCR_TAMPFREQ_Pos (8U) 5111 #define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */ 5112 #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk 5113 #define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */ 5114 #define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */ 5115 #define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */ 5116 #define RTC_TAFCR_TAMPTS_Pos (7U) 5117 #define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */ 5118 #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk 5119 #define RTC_TAFCR_TAMP2TRG_Pos (4U) 5120 #define RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */ 5121 #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk 5122 #define RTC_TAFCR_TAMP2E_Pos (3U) 5123 #define RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */ 5124 #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk 5125 #define RTC_TAFCR_TAMPIE_Pos (2U) 5126 #define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */ 5127 #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk 5128 #define RTC_TAFCR_TAMP1TRG_Pos (1U) 5129 #define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */ 5130 #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk 5131 #define RTC_TAFCR_TAMP1E_Pos (0U) 5132 #define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */ 5133 #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk 5134 5135 /* Legacy defines */ 5136 #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL 5137 5138 /******************** Bits definition for RTC_ALRMASSR register *************/ 5139 #define RTC_ALRMASSR_MASKSS_Pos (24U) 5140 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ 5141 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk 5142 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ 5143 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ 5144 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ 5145 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ 5146 #define RTC_ALRMASSR_SS_Pos (0U) 5147 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ 5148 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk 5149 5150 /******************** Bits definition for RTC_ALRMBSSR register *************/ 5151 #define RTC_ALRMBSSR_MASKSS_Pos (24U) 5152 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ 5153 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk 5154 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ 5155 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ 5156 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ 5157 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ 5158 #define RTC_ALRMBSSR_SS_Pos (0U) 5159 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ 5160 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk 5161 5162 /******************** Bits definition for RTC_BKP0R register ****************/ 5163 #define RTC_BKP0R_Pos (0U) 5164 #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ 5165 #define RTC_BKP0R RTC_BKP0R_Msk 5166 5167 /******************** Bits definition for RTC_BKP1R register ****************/ 5168 #define RTC_BKP1R_Pos (0U) 5169 #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ 5170 #define RTC_BKP1R RTC_BKP1R_Msk 5171 5172 /******************** Bits definition for RTC_BKP2R register ****************/ 5173 #define RTC_BKP2R_Pos (0U) 5174 #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ 5175 #define RTC_BKP2R RTC_BKP2R_Msk 5176 5177 /******************** Bits definition for RTC_BKP3R register ****************/ 5178 #define RTC_BKP3R_Pos (0U) 5179 #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ 5180 #define RTC_BKP3R RTC_BKP3R_Msk 5181 5182 /******************** Bits definition for RTC_BKP4R register ****************/ 5183 #define RTC_BKP4R_Pos (0U) 5184 #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ 5185 #define RTC_BKP4R RTC_BKP4R_Msk 5186 5187 /******************** Bits definition for RTC_BKP5R register ****************/ 5188 #define RTC_BKP5R_Pos (0U) 5189 #define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */ 5190 #define RTC_BKP5R RTC_BKP5R_Msk 5191 5192 /******************** Bits definition for RTC_BKP6R register ****************/ 5193 #define RTC_BKP6R_Pos (0U) 5194 #define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */ 5195 #define RTC_BKP6R RTC_BKP6R_Msk 5196 5197 /******************** Bits definition for RTC_BKP7R register ****************/ 5198 #define RTC_BKP7R_Pos (0U) 5199 #define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */ 5200 #define RTC_BKP7R RTC_BKP7R_Msk 5201 5202 /******************** Bits definition for RTC_BKP8R register ****************/ 5203 #define RTC_BKP8R_Pos (0U) 5204 #define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */ 5205 #define RTC_BKP8R RTC_BKP8R_Msk 5206 5207 /******************** Bits definition for RTC_BKP9R register ****************/ 5208 #define RTC_BKP9R_Pos (0U) 5209 #define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */ 5210 #define RTC_BKP9R RTC_BKP9R_Msk 5211 5212 /******************** Bits definition for RTC_BKP10R register ***************/ 5213 #define RTC_BKP10R_Pos (0U) 5214 #define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */ 5215 #define RTC_BKP10R RTC_BKP10R_Msk 5216 5217 /******************** Bits definition for RTC_BKP11R register ***************/ 5218 #define RTC_BKP11R_Pos (0U) 5219 #define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */ 5220 #define RTC_BKP11R RTC_BKP11R_Msk 5221 5222 /******************** Bits definition for RTC_BKP12R register ***************/ 5223 #define RTC_BKP12R_Pos (0U) 5224 #define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */ 5225 #define RTC_BKP12R RTC_BKP12R_Msk 5226 5227 /******************** Bits definition for RTC_BKP13R register ***************/ 5228 #define RTC_BKP13R_Pos (0U) 5229 #define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */ 5230 #define RTC_BKP13R RTC_BKP13R_Msk 5231 5232 /******************** Bits definition for RTC_BKP14R register ***************/ 5233 #define RTC_BKP14R_Pos (0U) 5234 #define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */ 5235 #define RTC_BKP14R RTC_BKP14R_Msk 5236 5237 /******************** Bits definition for RTC_BKP15R register ***************/ 5238 #define RTC_BKP15R_Pos (0U) 5239 #define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */ 5240 #define RTC_BKP15R RTC_BKP15R_Msk 5241 5242 /******************** Bits definition for RTC_BKP16R register ***************/ 5243 #define RTC_BKP16R_Pos (0U) 5244 #define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */ 5245 #define RTC_BKP16R RTC_BKP16R_Msk 5246 5247 /******************** Bits definition for RTC_BKP17R register ***************/ 5248 #define RTC_BKP17R_Pos (0U) 5249 #define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */ 5250 #define RTC_BKP17R RTC_BKP17R_Msk 5251 5252 /******************** Bits definition for RTC_BKP18R register ***************/ 5253 #define RTC_BKP18R_Pos (0U) 5254 #define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */ 5255 #define RTC_BKP18R RTC_BKP18R_Msk 5256 5257 /******************** Bits definition for RTC_BKP19R register ***************/ 5258 #define RTC_BKP19R_Pos (0U) 5259 #define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */ 5260 #define RTC_BKP19R RTC_BKP19R_Msk 5261 5262 /******************** Number of backup registers ******************************/ 5263 #define RTC_BKP_NUMBER 0x000000014U 5264 5265 5266 /******************************************************************************/ 5267 /* */ 5268 /* SD host Interface */ 5269 /* */ 5270 /******************************************************************************/ 5271 /****************** Bit definition for SDIO_POWER register ******************/ 5272 #define SDIO_POWER_PWRCTRL_Pos (0U) 5273 #define SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */ 5274 #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */ 5275 #define SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */ 5276 #define SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */ 5277 5278 /****************** Bit definition for SDIO_CLKCR register ******************/ 5279 #define SDIO_CLKCR_CLKDIV_Pos (0U) 5280 #define SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */ 5281 #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */ 5282 #define SDIO_CLKCR_CLKEN_Pos (8U) 5283 #define SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */ 5284 #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */ 5285 #define SDIO_CLKCR_PWRSAV_Pos (9U) 5286 #define SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */ 5287 #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */ 5288 #define SDIO_CLKCR_BYPASS_Pos (10U) 5289 #define SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */ 5290 #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */ 5291 5292 #define SDIO_CLKCR_WIDBUS_Pos (11U) 5293 #define SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */ 5294 #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */ 5295 #define SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */ 5296 #define SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */ 5297 5298 #define SDIO_CLKCR_NEGEDGE_Pos (13U) 5299 #define SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */ 5300 #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */ 5301 #define SDIO_CLKCR_HWFC_EN_Pos (14U) 5302 #define SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */ 5303 #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */ 5304 5305 /******************* Bit definition for SDIO_ARG register *******************/ 5306 #define SDIO_ARG_CMDARG_Pos (0U) 5307 #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */ 5308 #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */ 5309 5310 /******************* Bit definition for SDIO_CMD register *******************/ 5311 #define SDIO_CMD_CMDINDEX_Pos (0U) 5312 #define SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */ 5313 #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */ 5314 5315 #define SDIO_CMD_WAITRESP_Pos (6U) 5316 #define SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */ 5317 #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */ 5318 #define SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */ 5319 #define SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */ 5320 5321 #define SDIO_CMD_WAITINT_Pos (8U) 5322 #define SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */ 5323 #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */ 5324 #define SDIO_CMD_WAITPEND_Pos (9U) 5325 #define SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */ 5326 #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */ 5327 #define SDIO_CMD_CPSMEN_Pos (10U) 5328 #define SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */ 5329 #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */ 5330 #define SDIO_CMD_SDIOSUSPEND_Pos (11U) 5331 #define SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */ 5332 #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */ 5333 #define SDIO_CMD_ENCMDCOMPL_Pos (12U) 5334 #define SDIO_CMD_ENCMDCOMPL_Msk (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos) /*!< 0x00001000 */ 5335 #define SDIO_CMD_ENCMDCOMPL SDIO_CMD_ENCMDCOMPL_Msk /*!<Enable CMD completion */ 5336 #define SDIO_CMD_NIEN_Pos (13U) 5337 #define SDIO_CMD_NIEN_Msk (0x1UL << SDIO_CMD_NIEN_Pos) /*!< 0x00002000 */ 5338 #define SDIO_CMD_NIEN SDIO_CMD_NIEN_Msk /*!<Not Interrupt Enable */ 5339 #define SDIO_CMD_CEATACMD_Pos (14U) 5340 #define SDIO_CMD_CEATACMD_Msk (0x1UL << SDIO_CMD_CEATACMD_Pos) /*!< 0x00004000 */ 5341 #define SDIO_CMD_CEATACMD SDIO_CMD_CEATACMD_Msk /*!<CE-ATA command */ 5342 5343 /***************** Bit definition for SDIO_RESPCMD register *****************/ 5344 #define SDIO_RESPCMD_RESPCMD_Pos (0U) 5345 #define SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */ 5346 #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */ 5347 5348 /****************** Bit definition for SDIO_RESP0 register ******************/ 5349 #define SDIO_RESP0_CARDSTATUS0_Pos (0U) 5350 #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */ 5351 #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */ 5352 5353 /****************** Bit definition for SDIO_RESP1 register ******************/ 5354 #define SDIO_RESP1_CARDSTATUS1_Pos (0U) 5355 #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */ 5356 #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */ 5357 5358 /****************** Bit definition for SDIO_RESP2 register ******************/ 5359 #define SDIO_RESP2_CARDSTATUS2_Pos (0U) 5360 #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */ 5361 #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */ 5362 5363 /****************** Bit definition for SDIO_RESP3 register ******************/ 5364 #define SDIO_RESP3_CARDSTATUS3_Pos (0U) 5365 #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */ 5366 #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */ 5367 5368 /****************** Bit definition for SDIO_RESP4 register ******************/ 5369 #define SDIO_RESP4_CARDSTATUS4_Pos (0U) 5370 #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */ 5371 #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */ 5372 5373 /****************** Bit definition for SDIO_DTIMER register *****************/ 5374 #define SDIO_DTIMER_DATATIME_Pos (0U) 5375 #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */ 5376 #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */ 5377 5378 /****************** Bit definition for SDIO_DLEN register *******************/ 5379 #define SDIO_DLEN_DATALENGTH_Pos (0U) 5380 #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */ 5381 #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */ 5382 5383 /****************** Bit definition for SDIO_DCTRL register ******************/ 5384 #define SDIO_DCTRL_DTEN_Pos (0U) 5385 #define SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */ 5386 #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */ 5387 #define SDIO_DCTRL_DTDIR_Pos (1U) 5388 #define SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */ 5389 #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */ 5390 #define SDIO_DCTRL_DTMODE_Pos (2U) 5391 #define SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */ 5392 #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */ 5393 #define SDIO_DCTRL_DMAEN_Pos (3U) 5394 #define SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */ 5395 #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */ 5396 5397 #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U) 5398 #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */ 5399 #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */ 5400 #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */ 5401 #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */ 5402 #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */ 5403 #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */ 5404 5405 #define SDIO_DCTRL_RWSTART_Pos (8U) 5406 #define SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */ 5407 #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */ 5408 #define SDIO_DCTRL_RWSTOP_Pos (9U) 5409 #define SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */ 5410 #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */ 5411 #define SDIO_DCTRL_RWMOD_Pos (10U) 5412 #define SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */ 5413 #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */ 5414 #define SDIO_DCTRL_SDIOEN_Pos (11U) 5415 #define SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */ 5416 #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */ 5417 5418 /****************** Bit definition for SDIO_DCOUNT register *****************/ 5419 #define SDIO_DCOUNT_DATACOUNT_Pos (0U) 5420 #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */ 5421 #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */ 5422 5423 /****************** Bit definition for SDIO_STA register ********************/ 5424 #define SDIO_STA_CCRCFAIL_Pos (0U) 5425 #define SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */ 5426 #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */ 5427 #define SDIO_STA_DCRCFAIL_Pos (1U) 5428 #define SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */ 5429 #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */ 5430 #define SDIO_STA_CTIMEOUT_Pos (2U) 5431 #define SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */ 5432 #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */ 5433 #define SDIO_STA_DTIMEOUT_Pos (3U) 5434 #define SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */ 5435 #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */ 5436 #define SDIO_STA_TXUNDERR_Pos (4U) 5437 #define SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */ 5438 #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */ 5439 #define SDIO_STA_RXOVERR_Pos (5U) 5440 #define SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */ 5441 #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */ 5442 #define SDIO_STA_CMDREND_Pos (6U) 5443 #define SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */ 5444 #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */ 5445 #define SDIO_STA_CMDSENT_Pos (7U) 5446 #define SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */ 5447 #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */ 5448 #define SDIO_STA_DATAEND_Pos (8U) 5449 #define SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */ 5450 #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */ 5451 #define SDIO_STA_STBITERR_Pos (9U) 5452 #define SDIO_STA_STBITERR_Msk (0x1UL << SDIO_STA_STBITERR_Pos) /*!< 0x00000200 */ 5453 #define SDIO_STA_STBITERR SDIO_STA_STBITERR_Msk /*!<Start bit not detected on all data signals in wide bus mode */ 5454 #define SDIO_STA_DBCKEND_Pos (10U) 5455 #define SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */ 5456 #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */ 5457 #define SDIO_STA_CMDACT_Pos (11U) 5458 #define SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */ 5459 #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */ 5460 #define SDIO_STA_TXACT_Pos (12U) 5461 #define SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */ 5462 #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */ 5463 #define SDIO_STA_RXACT_Pos (13U) 5464 #define SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */ 5465 #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */ 5466 #define SDIO_STA_TXFIFOHE_Pos (14U) 5467 #define SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */ 5468 #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */ 5469 #define SDIO_STA_RXFIFOHF_Pos (15U) 5470 #define SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */ 5471 #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */ 5472 #define SDIO_STA_TXFIFOF_Pos (16U) 5473 #define SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */ 5474 #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */ 5475 #define SDIO_STA_RXFIFOF_Pos (17U) 5476 #define SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */ 5477 #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */ 5478 #define SDIO_STA_TXFIFOE_Pos (18U) 5479 #define SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */ 5480 #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */ 5481 #define SDIO_STA_RXFIFOE_Pos (19U) 5482 #define SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */ 5483 #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */ 5484 #define SDIO_STA_TXDAVL_Pos (20U) 5485 #define SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */ 5486 #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */ 5487 #define SDIO_STA_RXDAVL_Pos (21U) 5488 #define SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */ 5489 #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */ 5490 #define SDIO_STA_SDIOIT_Pos (22U) 5491 #define SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */ 5492 #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */ 5493 #define SDIO_STA_CEATAEND_Pos (23U) 5494 #define SDIO_STA_CEATAEND_Msk (0x1UL << SDIO_STA_CEATAEND_Pos) /*!< 0x00800000 */ 5495 #define SDIO_STA_CEATAEND SDIO_STA_CEATAEND_Msk /*!<CE-ATA command completion signal received for CMD61 */ 5496 5497 /******************* Bit definition for SDIO_ICR register *******************/ 5498 #define SDIO_ICR_CCRCFAILC_Pos (0U) 5499 #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */ 5500 #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */ 5501 #define SDIO_ICR_DCRCFAILC_Pos (1U) 5502 #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */ 5503 #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */ 5504 #define SDIO_ICR_CTIMEOUTC_Pos (2U) 5505 #define SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */ 5506 #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */ 5507 #define SDIO_ICR_DTIMEOUTC_Pos (3U) 5508 #define SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */ 5509 #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */ 5510 #define SDIO_ICR_TXUNDERRC_Pos (4U) 5511 #define SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */ 5512 #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */ 5513 #define SDIO_ICR_RXOVERRC_Pos (5U) 5514 #define SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */ 5515 #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */ 5516 #define SDIO_ICR_CMDRENDC_Pos (6U) 5517 #define SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */ 5518 #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */ 5519 #define SDIO_ICR_CMDSENTC_Pos (7U) 5520 #define SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */ 5521 #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */ 5522 #define SDIO_ICR_DATAENDC_Pos (8U) 5523 #define SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */ 5524 #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */ 5525 #define SDIO_ICR_STBITERRC_Pos (9U) 5526 #define SDIO_ICR_STBITERRC_Msk (0x1UL << SDIO_ICR_STBITERRC_Pos) /*!< 0x00000200 */ 5527 #define SDIO_ICR_STBITERRC SDIO_ICR_STBITERRC_Msk /*!<STBITERR flag clear bit */ 5528 #define SDIO_ICR_DBCKENDC_Pos (10U) 5529 #define SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */ 5530 #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */ 5531 #define SDIO_ICR_SDIOITC_Pos (22U) 5532 #define SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */ 5533 #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */ 5534 #define SDIO_ICR_CEATAENDC_Pos (23U) 5535 #define SDIO_ICR_CEATAENDC_Msk (0x1UL << SDIO_ICR_CEATAENDC_Pos) /*!< 0x00800000 */ 5536 #define SDIO_ICR_CEATAENDC SDIO_ICR_CEATAENDC_Msk /*!<CEATAEND flag clear bit */ 5537 5538 /****************** Bit definition for SDIO_MASK register *******************/ 5539 #define SDIO_MASK_CCRCFAILIE_Pos (0U) 5540 #define SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */ 5541 #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */ 5542 #define SDIO_MASK_DCRCFAILIE_Pos (1U) 5543 #define SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */ 5544 #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */ 5545 #define SDIO_MASK_CTIMEOUTIE_Pos (2U) 5546 #define SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */ 5547 #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */ 5548 #define SDIO_MASK_DTIMEOUTIE_Pos (3U) 5549 #define SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */ 5550 #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */ 5551 #define SDIO_MASK_TXUNDERRIE_Pos (4U) 5552 #define SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */ 5553 #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */ 5554 #define SDIO_MASK_RXOVERRIE_Pos (5U) 5555 #define SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */ 5556 #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */ 5557 #define SDIO_MASK_CMDRENDIE_Pos (6U) 5558 #define SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */ 5559 #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */ 5560 #define SDIO_MASK_CMDSENTIE_Pos (7U) 5561 #define SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */ 5562 #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */ 5563 #define SDIO_MASK_DATAENDIE_Pos (8U) 5564 #define SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */ 5565 #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */ 5566 #define SDIO_MASK_STBITERRIE_Pos (9U) 5567 #define SDIO_MASK_STBITERRIE_Msk (0x1UL << SDIO_MASK_STBITERRIE_Pos) /*!< 0x00000200 */ 5568 #define SDIO_MASK_STBITERRIE SDIO_MASK_STBITERRIE_Msk /*!<Start Bit Error Interrupt Enable */ 5569 #define SDIO_MASK_DBCKENDIE_Pos (10U) 5570 #define SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */ 5571 #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */ 5572 #define SDIO_MASK_CMDACTIE_Pos (11U) 5573 #define SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */ 5574 #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */ 5575 #define SDIO_MASK_TXACTIE_Pos (12U) 5576 #define SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */ 5577 #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */ 5578 #define SDIO_MASK_RXACTIE_Pos (13U) 5579 #define SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */ 5580 #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */ 5581 #define SDIO_MASK_TXFIFOHEIE_Pos (14U) 5582 #define SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */ 5583 #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */ 5584 #define SDIO_MASK_RXFIFOHFIE_Pos (15U) 5585 #define SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */ 5586 #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */ 5587 #define SDIO_MASK_TXFIFOFIE_Pos (16U) 5588 #define SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */ 5589 #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */ 5590 #define SDIO_MASK_RXFIFOFIE_Pos (17U) 5591 #define SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */ 5592 #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */ 5593 #define SDIO_MASK_TXFIFOEIE_Pos (18U) 5594 #define SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */ 5595 #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */ 5596 #define SDIO_MASK_RXFIFOEIE_Pos (19U) 5597 #define SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */ 5598 #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */ 5599 #define SDIO_MASK_TXDAVLIE_Pos (20U) 5600 #define SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */ 5601 #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */ 5602 #define SDIO_MASK_RXDAVLIE_Pos (21U) 5603 #define SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */ 5604 #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */ 5605 #define SDIO_MASK_SDIOITIE_Pos (22U) 5606 #define SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */ 5607 #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */ 5608 #define SDIO_MASK_CEATAENDIE_Pos (23U) 5609 #define SDIO_MASK_CEATAENDIE_Msk (0x1UL << SDIO_MASK_CEATAENDIE_Pos) /*!< 0x00800000 */ 5610 #define SDIO_MASK_CEATAENDIE SDIO_MASK_CEATAENDIE_Msk /*!<CE-ATA command completion signal received Interrupt Enable */ 5611 5612 /***************** Bit definition for SDIO_FIFOCNT register *****************/ 5613 #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U) 5614 #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */ 5615 #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */ 5616 5617 /****************** Bit definition for SDIO_FIFO register *******************/ 5618 #define SDIO_FIFO_FIFODATA_Pos (0U) 5619 #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */ 5620 #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */ 5621 5622 /******************************************************************************/ 5623 /* */ 5624 /* Serial Peripheral Interface */ 5625 /* */ 5626 /******************************************************************************/ 5627 #define SPI_I2S_FULLDUPLEX_SUPPORT /*!< I2S Full-Duplex support */ 5628 5629 /******************* Bit definition for SPI_CR1 register ********************/ 5630 #define SPI_CR1_CPHA_Pos (0U) 5631 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ 5632 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */ 5633 #define SPI_CR1_CPOL_Pos (1U) 5634 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ 5635 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */ 5636 #define SPI_CR1_MSTR_Pos (2U) 5637 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ 5638 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */ 5639 5640 #define SPI_CR1_BR_Pos (3U) 5641 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ 5642 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */ 5643 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ 5644 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ 5645 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ 5646 5647 #define SPI_CR1_SPE_Pos (6U) 5648 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ 5649 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */ 5650 #define SPI_CR1_LSBFIRST_Pos (7U) 5651 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ 5652 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */ 5653 #define SPI_CR1_SSI_Pos (8U) 5654 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ 5655 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */ 5656 #define SPI_CR1_SSM_Pos (9U) 5657 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ 5658 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */ 5659 #define SPI_CR1_RXONLY_Pos (10U) 5660 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ 5661 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */ 5662 #define SPI_CR1_DFF_Pos (11U) 5663 #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ 5664 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */ 5665 #define SPI_CR1_CRCNEXT_Pos (12U) 5666 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ 5667 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */ 5668 #define SPI_CR1_CRCEN_Pos (13U) 5669 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ 5670 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */ 5671 #define SPI_CR1_BIDIOE_Pos (14U) 5672 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ 5673 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */ 5674 #define SPI_CR1_BIDIMODE_Pos (15U) 5675 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ 5676 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */ 5677 5678 /******************* Bit definition for SPI_CR2 register ********************/ 5679 #define SPI_CR2_RXDMAEN_Pos (0U) 5680 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ 5681 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */ 5682 #define SPI_CR2_TXDMAEN_Pos (1U) 5683 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ 5684 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */ 5685 #define SPI_CR2_SSOE_Pos (2U) 5686 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ 5687 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */ 5688 #define SPI_CR2_FRF_Pos (4U) 5689 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ 5690 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */ 5691 #define SPI_CR2_ERRIE_Pos (5U) 5692 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ 5693 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */ 5694 #define SPI_CR2_RXNEIE_Pos (6U) 5695 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ 5696 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */ 5697 #define SPI_CR2_TXEIE_Pos (7U) 5698 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ 5699 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */ 5700 5701 /******************** Bit definition for SPI_SR register ********************/ 5702 #define SPI_SR_RXNE_Pos (0U) 5703 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ 5704 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */ 5705 #define SPI_SR_TXE_Pos (1U) 5706 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ 5707 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */ 5708 #define SPI_SR_CHSIDE_Pos (2U) 5709 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ 5710 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */ 5711 #define SPI_SR_UDR_Pos (3U) 5712 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ 5713 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */ 5714 #define SPI_SR_CRCERR_Pos (4U) 5715 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ 5716 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */ 5717 #define SPI_SR_MODF_Pos (5U) 5718 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ 5719 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */ 5720 #define SPI_SR_OVR_Pos (6U) 5721 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ 5722 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */ 5723 #define SPI_SR_BSY_Pos (7U) 5724 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ 5725 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */ 5726 #define SPI_SR_FRE_Pos (8U) 5727 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ 5728 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */ 5729 5730 /******************** Bit definition for SPI_DR register ********************/ 5731 #define SPI_DR_DR_Pos (0U) 5732 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ 5733 #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */ 5734 5735 /******************* Bit definition for SPI_CRCPR register ******************/ 5736 #define SPI_CRCPR_CRCPOLY_Pos (0U) 5737 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ 5738 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */ 5739 5740 /****************** Bit definition for SPI_RXCRCR register ******************/ 5741 #define SPI_RXCRCR_RXCRC_Pos (0U) 5742 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ 5743 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */ 5744 5745 /****************** Bit definition for SPI_TXCRCR register ******************/ 5746 #define SPI_TXCRCR_TXCRC_Pos (0U) 5747 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ 5748 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */ 5749 5750 /****************** Bit definition for SPI_I2SCFGR register *****************/ 5751 #define SPI_I2SCFGR_CHLEN_Pos (0U) 5752 #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */ 5753 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */ 5754 5755 #define SPI_I2SCFGR_DATLEN_Pos (1U) 5756 #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */ 5757 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */ 5758 #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */ 5759 #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */ 5760 5761 #define SPI_I2SCFGR_CKPOL_Pos (3U) 5762 #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */ 5763 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */ 5764 5765 #define SPI_I2SCFGR_I2SSTD_Pos (4U) 5766 #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */ 5767 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */ 5768 #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */ 5769 #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */ 5770 5771 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) 5772 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */ 5773 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */ 5774 5775 #define SPI_I2SCFGR_I2SCFG_Pos (8U) 5776 #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */ 5777 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */ 5778 #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */ 5779 #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */ 5780 5781 #define SPI_I2SCFGR_I2SE_Pos (10U) 5782 #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */ 5783 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */ 5784 #define SPI_I2SCFGR_I2SMOD_Pos (11U) 5785 #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */ 5786 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */ 5787 5788 /****************** Bit definition for SPI_I2SPR register *******************/ 5789 #define SPI_I2SPR_I2SDIV_Pos (0U) 5790 #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */ 5791 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */ 5792 #define SPI_I2SPR_ODD_Pos (8U) 5793 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */ 5794 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */ 5795 #define SPI_I2SPR_MCKOE_Pos (9U) 5796 #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */ 5797 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */ 5798 5799 /******************************************************************************/ 5800 /* */ 5801 /* SYSCFG */ 5802 /* */ 5803 /******************************************************************************/ 5804 /****************** Bit definition for SYSCFG_MEMRMP register ***************/ 5805 #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U) 5806 #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */ 5807 #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ 5808 #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */ 5809 #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */ 5810 /****************** Bit definition for SYSCFG_PMC register ******************/ 5811 #define SYSCFG_PMC_ADC1DC2_Pos (16U) 5812 #define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */ 5813 #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */ 5814 5815 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ 5816 #define SYSCFG_EXTICR1_EXTI0_Pos (0U) 5817 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ 5818 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */ 5819 #define SYSCFG_EXTICR1_EXTI1_Pos (4U) 5820 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ 5821 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */ 5822 #define SYSCFG_EXTICR1_EXTI2_Pos (8U) 5823 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ 5824 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */ 5825 #define SYSCFG_EXTICR1_EXTI3_Pos (12U) 5826 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ 5827 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */ 5828 /** 5829 * @brief EXTI0 configuration 5830 */ 5831 #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */ 5832 #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */ 5833 #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */ 5834 #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */ 5835 #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */ 5836 #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */ 5837 5838 /** 5839 * @brief EXTI1 configuration 5840 */ 5841 #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */ 5842 #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */ 5843 #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */ 5844 #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */ 5845 #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */ 5846 #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */ 5847 5848 /** 5849 * @brief EXTI2 configuration 5850 */ 5851 #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */ 5852 #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */ 5853 #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */ 5854 #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */ 5855 #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */ 5856 #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */ 5857 5858 /** 5859 * @brief EXTI3 configuration 5860 */ 5861 #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */ 5862 #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */ 5863 #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */ 5864 #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */ 5865 #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */ 5866 #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */ 5867 5868 /***************** Bit definition for SYSCFG_EXTICR2 register ***************/ 5869 #define SYSCFG_EXTICR2_EXTI4_Pos (0U) 5870 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ 5871 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */ 5872 #define SYSCFG_EXTICR2_EXTI5_Pos (4U) 5873 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ 5874 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */ 5875 #define SYSCFG_EXTICR2_EXTI6_Pos (8U) 5876 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ 5877 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */ 5878 #define SYSCFG_EXTICR2_EXTI7_Pos (12U) 5879 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ 5880 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */ 5881 5882 /** 5883 * @brief EXTI4 configuration 5884 */ 5885 #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */ 5886 #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */ 5887 #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */ 5888 #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */ 5889 #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */ 5890 #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */ 5891 5892 /** 5893 * @brief EXTI5 configuration 5894 */ 5895 #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */ 5896 #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */ 5897 #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */ 5898 #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */ 5899 #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */ 5900 #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */ 5901 5902 /** 5903 * @brief EXTI6 configuration 5904 */ 5905 #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */ 5906 #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */ 5907 #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */ 5908 #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */ 5909 #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */ 5910 #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */ 5911 5912 /** 5913 * @brief EXTI7 configuration 5914 */ 5915 #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */ 5916 #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */ 5917 #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */ 5918 #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */ 5919 #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */ 5920 #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */ 5921 5922 /***************** Bit definition for SYSCFG_EXTICR3 register ***************/ 5923 #define SYSCFG_EXTICR3_EXTI8_Pos (0U) 5924 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ 5925 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */ 5926 #define SYSCFG_EXTICR3_EXTI9_Pos (4U) 5927 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ 5928 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */ 5929 #define SYSCFG_EXTICR3_EXTI10_Pos (8U) 5930 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ 5931 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */ 5932 #define SYSCFG_EXTICR3_EXTI11_Pos (12U) 5933 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ 5934 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */ 5935 5936 /** 5937 * @brief EXTI8 configuration 5938 */ 5939 #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */ 5940 #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */ 5941 #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */ 5942 #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */ 5943 #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */ 5944 #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */ 5945 5946 /** 5947 * @brief EXTI9 configuration 5948 */ 5949 #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */ 5950 #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */ 5951 #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */ 5952 #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */ 5953 #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */ 5954 #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */ 5955 5956 /** 5957 * @brief EXTI10 configuration 5958 */ 5959 #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */ 5960 #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */ 5961 #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */ 5962 #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */ 5963 #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */ 5964 #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */ 5965 5966 /** 5967 * @brief EXTI11 configuration 5968 */ 5969 #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */ 5970 #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */ 5971 #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */ 5972 #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */ 5973 #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */ 5974 #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */ 5975 5976 /***************** Bit definition for SYSCFG_EXTICR4 register ***************/ 5977 #define SYSCFG_EXTICR4_EXTI12_Pos (0U) 5978 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ 5979 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */ 5980 #define SYSCFG_EXTICR4_EXTI13_Pos (4U) 5981 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ 5982 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */ 5983 #define SYSCFG_EXTICR4_EXTI14_Pos (8U) 5984 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ 5985 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */ 5986 #define SYSCFG_EXTICR4_EXTI15_Pos (12U) 5987 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ 5988 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */ 5989 5990 /** 5991 * @brief EXTI12 configuration 5992 */ 5993 #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */ 5994 #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */ 5995 #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */ 5996 #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */ 5997 #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */ 5998 #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */ 5999 6000 /** 6001 * @brief EXTI13 configuration 6002 */ 6003 #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */ 6004 #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */ 6005 #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */ 6006 #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */ 6007 #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */ 6008 #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */ 6009 6010 /** 6011 * @brief EXTI14 configuration 6012 */ 6013 #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */ 6014 #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */ 6015 #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */ 6016 #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */ 6017 #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */ 6018 #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */ 6019 6020 /** 6021 * @brief EXTI15 configuration 6022 */ 6023 #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */ 6024 #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */ 6025 #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */ 6026 #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */ 6027 #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */ 6028 #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */ 6029 6030 /****************** Bit definition for SYSCFG_CMPCR register ****************/ 6031 #define SYSCFG_CMPCR_CMP_PD_Pos (0U) 6032 #define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */ 6033 #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */ 6034 #define SYSCFG_CMPCR_READY_Pos (8U) 6035 #define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */ 6036 #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */ 6037 6038 /******************************************************************************/ 6039 /* */ 6040 /* TIM */ 6041 /* */ 6042 /******************************************************************************/ 6043 /******************* Bit definition for TIM_CR1 register ********************/ 6044 #define TIM_CR1_CEN_Pos (0U) 6045 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ 6046 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ 6047 #define TIM_CR1_UDIS_Pos (1U) 6048 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ 6049 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ 6050 #define TIM_CR1_URS_Pos (2U) 6051 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ 6052 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ 6053 #define TIM_CR1_OPM_Pos (3U) 6054 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ 6055 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ 6056 #define TIM_CR1_DIR_Pos (4U) 6057 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ 6058 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ 6059 6060 #define TIM_CR1_CMS_Pos (5U) 6061 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ 6062 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ 6063 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x0020 */ 6064 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x0040 */ 6065 6066 #define TIM_CR1_ARPE_Pos (7U) 6067 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ 6068 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ 6069 6070 #define TIM_CR1_CKD_Pos (8U) 6071 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ 6072 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ 6073 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x0100 */ 6074 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x0200 */ 6075 6076 /******************* Bit definition for TIM_CR2 register ********************/ 6077 #define TIM_CR2_CCPC_Pos (0U) 6078 #define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */ 6079 #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */ 6080 #define TIM_CR2_CCUS_Pos (2U) 6081 #define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */ 6082 #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */ 6083 #define TIM_CR2_CCDS_Pos (3U) 6084 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ 6085 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ 6086 6087 #define TIM_CR2_MMS_Pos (4U) 6088 #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ 6089 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ 6090 #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x0010 */ 6091 #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x0020 */ 6092 #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x0040 */ 6093 6094 #define TIM_CR2_TI1S_Pos (7U) 6095 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ 6096 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ 6097 #define TIM_CR2_OIS1_Pos (8U) 6098 #define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */ 6099 #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */ 6100 #define TIM_CR2_OIS1N_Pos (9U) 6101 #define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */ 6102 #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */ 6103 #define TIM_CR2_OIS2_Pos (10U) 6104 #define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */ 6105 #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */ 6106 #define TIM_CR2_OIS2N_Pos (11U) 6107 #define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */ 6108 #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */ 6109 #define TIM_CR2_OIS3_Pos (12U) 6110 #define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */ 6111 #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */ 6112 #define TIM_CR2_OIS3N_Pos (13U) 6113 #define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */ 6114 #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */ 6115 #define TIM_CR2_OIS4_Pos (14U) 6116 #define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */ 6117 #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */ 6118 6119 /******************* Bit definition for TIM_SMCR register *******************/ 6120 #define TIM_SMCR_SMS_Pos (0U) 6121 #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ 6122 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ 6123 #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x0001 */ 6124 #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x0002 */ 6125 #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x0004 */ 6126 6127 #define TIM_SMCR_TS_Pos (4U) 6128 #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ 6129 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ 6130 #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x0010 */ 6131 #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x0020 */ 6132 #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x0040 */ 6133 6134 #define TIM_SMCR_MSM_Pos (7U) 6135 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ 6136 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ 6137 6138 #define TIM_SMCR_ETF_Pos (8U) 6139 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ 6140 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ 6141 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x0100 */ 6142 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x0200 */ 6143 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x0400 */ 6144 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x0800 */ 6145 6146 #define TIM_SMCR_ETPS_Pos (12U) 6147 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ 6148 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ 6149 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */ 6150 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */ 6151 6152 #define TIM_SMCR_ECE_Pos (14U) 6153 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ 6154 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ 6155 #define TIM_SMCR_ETP_Pos (15U) 6156 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ 6157 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ 6158 6159 /******************* Bit definition for TIM_DIER register *******************/ 6160 #define TIM_DIER_UIE_Pos (0U) 6161 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ 6162 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ 6163 #define TIM_DIER_CC1IE_Pos (1U) 6164 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ 6165 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ 6166 #define TIM_DIER_CC2IE_Pos (2U) 6167 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ 6168 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ 6169 #define TIM_DIER_CC3IE_Pos (3U) 6170 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ 6171 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ 6172 #define TIM_DIER_CC4IE_Pos (4U) 6173 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ 6174 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ 6175 #define TIM_DIER_COMIE_Pos (5U) 6176 #define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */ 6177 #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */ 6178 #define TIM_DIER_TIE_Pos (6U) 6179 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ 6180 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ 6181 #define TIM_DIER_BIE_Pos (7U) 6182 #define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */ 6183 #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */ 6184 #define TIM_DIER_UDE_Pos (8U) 6185 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ 6186 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ 6187 #define TIM_DIER_CC1DE_Pos (9U) 6188 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ 6189 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ 6190 #define TIM_DIER_CC2DE_Pos (10U) 6191 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ 6192 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ 6193 #define TIM_DIER_CC3DE_Pos (11U) 6194 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ 6195 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ 6196 #define TIM_DIER_CC4DE_Pos (12U) 6197 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ 6198 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ 6199 #define TIM_DIER_COMDE_Pos (13U) 6200 #define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */ 6201 #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */ 6202 #define TIM_DIER_TDE_Pos (14U) 6203 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ 6204 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ 6205 6206 /******************** Bit definition for TIM_SR register ********************/ 6207 #define TIM_SR_UIF_Pos (0U) 6208 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ 6209 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ 6210 #define TIM_SR_CC1IF_Pos (1U) 6211 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ 6212 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ 6213 #define TIM_SR_CC2IF_Pos (2U) 6214 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ 6215 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ 6216 #define TIM_SR_CC3IF_Pos (3U) 6217 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ 6218 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ 6219 #define TIM_SR_CC4IF_Pos (4U) 6220 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ 6221 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ 6222 #define TIM_SR_COMIF_Pos (5U) 6223 #define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */ 6224 #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */ 6225 #define TIM_SR_TIF_Pos (6U) 6226 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ 6227 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ 6228 #define TIM_SR_BIF_Pos (7U) 6229 #define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */ 6230 #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */ 6231 #define TIM_SR_CC1OF_Pos (9U) 6232 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ 6233 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ 6234 #define TIM_SR_CC2OF_Pos (10U) 6235 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ 6236 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ 6237 #define TIM_SR_CC3OF_Pos (11U) 6238 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ 6239 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ 6240 #define TIM_SR_CC4OF_Pos (12U) 6241 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ 6242 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ 6243 6244 /******************* Bit definition for TIM_EGR register ********************/ 6245 #define TIM_EGR_UG_Pos (0U) 6246 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ 6247 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ 6248 #define TIM_EGR_CC1G_Pos (1U) 6249 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ 6250 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ 6251 #define TIM_EGR_CC2G_Pos (2U) 6252 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ 6253 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ 6254 #define TIM_EGR_CC3G_Pos (3U) 6255 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ 6256 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ 6257 #define TIM_EGR_CC4G_Pos (4U) 6258 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ 6259 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ 6260 #define TIM_EGR_COMG_Pos (5U) 6261 #define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */ 6262 #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */ 6263 #define TIM_EGR_TG_Pos (6U) 6264 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ 6265 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ 6266 #define TIM_EGR_BG_Pos (7U) 6267 #define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */ 6268 #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */ 6269 6270 /****************** Bit definition for TIM_CCMR1 register *******************/ 6271 #define TIM_CCMR1_CC1S_Pos (0U) 6272 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ 6273 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ 6274 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */ 6275 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */ 6276 6277 #define TIM_CCMR1_OC1FE_Pos (2U) 6278 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ 6279 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ 6280 #define TIM_CCMR1_OC1PE_Pos (3U) 6281 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ 6282 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ 6283 6284 #define TIM_CCMR1_OC1M_Pos (4U) 6285 #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ 6286 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ 6287 #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */ 6288 #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */ 6289 #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */ 6290 6291 #define TIM_CCMR1_OC1CE_Pos (7U) 6292 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ 6293 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ 6294 6295 #define TIM_CCMR1_CC2S_Pos (8U) 6296 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ 6297 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ 6298 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */ 6299 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */ 6300 6301 #define TIM_CCMR1_OC2FE_Pos (10U) 6302 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ 6303 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ 6304 #define TIM_CCMR1_OC2PE_Pos (11U) 6305 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ 6306 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ 6307 6308 #define TIM_CCMR1_OC2M_Pos (12U) 6309 #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ 6310 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ 6311 #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */ 6312 #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */ 6313 #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */ 6314 6315 #define TIM_CCMR1_OC2CE_Pos (15U) 6316 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ 6317 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ 6318 6319 /*----------------------------------------------------------------------------*/ 6320 6321 #define TIM_CCMR1_IC1PSC_Pos (2U) 6322 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ 6323 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ 6324 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */ 6325 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */ 6326 6327 #define TIM_CCMR1_IC1F_Pos (4U) 6328 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ 6329 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ 6330 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */ 6331 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */ 6332 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */ 6333 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */ 6334 6335 #define TIM_CCMR1_IC2PSC_Pos (10U) 6336 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ 6337 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ 6338 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */ 6339 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */ 6340 6341 #define TIM_CCMR1_IC2F_Pos (12U) 6342 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ 6343 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ 6344 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */ 6345 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */ 6346 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */ 6347 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */ 6348 6349 /****************** Bit definition for TIM_CCMR2 register *******************/ 6350 #define TIM_CCMR2_CC3S_Pos (0U) 6351 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ 6352 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ 6353 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */ 6354 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */ 6355 6356 #define TIM_CCMR2_OC3FE_Pos (2U) 6357 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ 6358 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ 6359 #define TIM_CCMR2_OC3PE_Pos (3U) 6360 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ 6361 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ 6362 6363 #define TIM_CCMR2_OC3M_Pos (4U) 6364 #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ 6365 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ 6366 #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */ 6367 #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */ 6368 #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */ 6369 6370 #define TIM_CCMR2_OC3CE_Pos (7U) 6371 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ 6372 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ 6373 6374 #define TIM_CCMR2_CC4S_Pos (8U) 6375 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ 6376 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ 6377 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */ 6378 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */ 6379 6380 #define TIM_CCMR2_OC4FE_Pos (10U) 6381 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ 6382 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ 6383 #define TIM_CCMR2_OC4PE_Pos (11U) 6384 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ 6385 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ 6386 6387 #define TIM_CCMR2_OC4M_Pos (12U) 6388 #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ 6389 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ 6390 #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */ 6391 #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */ 6392 #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */ 6393 6394 #define TIM_CCMR2_OC4CE_Pos (15U) 6395 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ 6396 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ 6397 6398 /*----------------------------------------------------------------------------*/ 6399 6400 #define TIM_CCMR2_IC3PSC_Pos (2U) 6401 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ 6402 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ 6403 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */ 6404 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */ 6405 6406 #define TIM_CCMR2_IC3F_Pos (4U) 6407 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ 6408 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ 6409 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */ 6410 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */ 6411 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */ 6412 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */ 6413 6414 #define TIM_CCMR2_IC4PSC_Pos (10U) 6415 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ 6416 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ 6417 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */ 6418 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */ 6419 6420 #define TIM_CCMR2_IC4F_Pos (12U) 6421 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ 6422 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ 6423 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */ 6424 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */ 6425 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */ 6426 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */ 6427 6428 /******************* Bit definition for TIM_CCER register *******************/ 6429 #define TIM_CCER_CC1E_Pos (0U) 6430 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ 6431 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ 6432 #define TIM_CCER_CC1P_Pos (1U) 6433 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ 6434 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ 6435 #define TIM_CCER_CC1NE_Pos (2U) 6436 #define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */ 6437 #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */ 6438 #define TIM_CCER_CC1NP_Pos (3U) 6439 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ 6440 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ 6441 #define TIM_CCER_CC2E_Pos (4U) 6442 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ 6443 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ 6444 #define TIM_CCER_CC2P_Pos (5U) 6445 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ 6446 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ 6447 #define TIM_CCER_CC2NE_Pos (6U) 6448 #define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */ 6449 #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */ 6450 #define TIM_CCER_CC2NP_Pos (7U) 6451 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ 6452 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ 6453 #define TIM_CCER_CC3E_Pos (8U) 6454 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ 6455 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ 6456 #define TIM_CCER_CC3P_Pos (9U) 6457 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ 6458 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ 6459 #define TIM_CCER_CC3NE_Pos (10U) 6460 #define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */ 6461 #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */ 6462 #define TIM_CCER_CC3NP_Pos (11U) 6463 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ 6464 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ 6465 #define TIM_CCER_CC4E_Pos (12U) 6466 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ 6467 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ 6468 #define TIM_CCER_CC4P_Pos (13U) 6469 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ 6470 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ 6471 #define TIM_CCER_CC4NP_Pos (15U) 6472 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ 6473 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ 6474 6475 /******************* Bit definition for TIM_CNT register ********************/ 6476 #define TIM_CNT_CNT_Pos (0U) 6477 #define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */ 6478 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ 6479 6480 /******************* Bit definition for TIM_PSC register ********************/ 6481 #define TIM_PSC_PSC_Pos (0U) 6482 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ 6483 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ 6484 6485 /******************* Bit definition for TIM_ARR register ********************/ 6486 #define TIM_ARR_ARR_Pos (0U) 6487 #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */ 6488 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ 6489 6490 /******************* Bit definition for TIM_RCR register ********************/ 6491 #define TIM_RCR_REP_Pos (0U) 6492 #define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) /*!< 0x000000FF */ 6493 #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */ 6494 6495 /******************* Bit definition for TIM_CCR1 register *******************/ 6496 #define TIM_CCR1_CCR1_Pos (0U) 6497 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ 6498 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ 6499 6500 /******************* Bit definition for TIM_CCR2 register *******************/ 6501 #define TIM_CCR2_CCR2_Pos (0U) 6502 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ 6503 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ 6504 6505 /******************* Bit definition for TIM_CCR3 register *******************/ 6506 #define TIM_CCR3_CCR3_Pos (0U) 6507 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ 6508 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ 6509 6510 /******************* Bit definition for TIM_CCR4 register *******************/ 6511 #define TIM_CCR4_CCR4_Pos (0U) 6512 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ 6513 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ 6514 6515 /******************* Bit definition for TIM_BDTR register *******************/ 6516 #define TIM_BDTR_DTG_Pos (0U) 6517 #define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */ 6518 #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */ 6519 #define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x0001 */ 6520 #define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x0002 */ 6521 #define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x0004 */ 6522 #define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x0008 */ 6523 #define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x0010 */ 6524 #define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x0020 */ 6525 #define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x0040 */ 6526 #define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x0080 */ 6527 6528 #define TIM_BDTR_LOCK_Pos (8U) 6529 #define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */ 6530 #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */ 6531 #define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */ 6532 #define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */ 6533 6534 #define TIM_BDTR_OSSI_Pos (10U) 6535 #define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */ 6536 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */ 6537 #define TIM_BDTR_OSSR_Pos (11U) 6538 #define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */ 6539 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */ 6540 #define TIM_BDTR_BKE_Pos (12U) 6541 #define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */ 6542 #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */ 6543 #define TIM_BDTR_BKP_Pos (13U) 6544 #define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */ 6545 #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */ 6546 #define TIM_BDTR_AOE_Pos (14U) 6547 #define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */ 6548 #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */ 6549 #define TIM_BDTR_MOE_Pos (15U) 6550 #define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */ 6551 #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */ 6552 6553 /******************* Bit definition for TIM_DCR register ********************/ 6554 #define TIM_DCR_DBA_Pos (0U) 6555 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ 6556 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ 6557 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x0001 */ 6558 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x0002 */ 6559 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x0004 */ 6560 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x0008 */ 6561 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x0010 */ 6562 6563 #define TIM_DCR_DBL_Pos (8U) 6564 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ 6565 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ 6566 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x0100 */ 6567 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x0200 */ 6568 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x0400 */ 6569 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x0800 */ 6570 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x1000 */ 6571 6572 /******************* Bit definition for TIM_DMAR register *******************/ 6573 #define TIM_DMAR_DMAB_Pos (0U) 6574 #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ 6575 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ 6576 6577 /******************* Bit definition for TIM_OR register *********************/ 6578 #define TIM_OR_TI1_RMP_Pos (0U) 6579 #define TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */ 6580 #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */ 6581 #define TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */ 6582 #define TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */ 6583 6584 #define TIM_OR_TI4_RMP_Pos (6U) 6585 #define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */ 6586 #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */ 6587 #define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */ 6588 #define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */ 6589 #define TIM_OR_ITR1_RMP_Pos (10U) 6590 #define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */ 6591 #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */ 6592 #define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */ 6593 #define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */ 6594 6595 6596 /******************************************************************************/ 6597 /* */ 6598 /* Universal Synchronous Asynchronous Receiver Transmitter */ 6599 /* */ 6600 /******************************************************************************/ 6601 /******************* Bit definition for USART_SR register *******************/ 6602 #define USART_SR_PE_Pos (0U) 6603 #define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) /*!< 0x00000001 */ 6604 #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */ 6605 #define USART_SR_FE_Pos (1U) 6606 #define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) /*!< 0x00000002 */ 6607 #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */ 6608 #define USART_SR_NE_Pos (2U) 6609 #define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) /*!< 0x00000004 */ 6610 #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */ 6611 #define USART_SR_ORE_Pos (3U) 6612 #define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) /*!< 0x00000008 */ 6613 #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */ 6614 #define USART_SR_IDLE_Pos (4U) 6615 #define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) /*!< 0x00000010 */ 6616 #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */ 6617 #define USART_SR_RXNE_Pos (5U) 6618 #define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) /*!< 0x00000020 */ 6619 #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */ 6620 #define USART_SR_TC_Pos (6U) 6621 #define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) /*!< 0x00000040 */ 6622 #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */ 6623 #define USART_SR_TXE_Pos (7U) 6624 #define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) /*!< 0x00000080 */ 6625 #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */ 6626 #define USART_SR_LBD_Pos (8U) 6627 #define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) /*!< 0x00000100 */ 6628 #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */ 6629 #define USART_SR_CTS_Pos (9U) 6630 #define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) /*!< 0x00000200 */ 6631 #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */ 6632 6633 /******************* Bit definition for USART_DR register *******************/ 6634 #define USART_DR_DR_Pos (0U) 6635 #define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) /*!< 0x000001FF */ 6636 #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */ 6637 6638 /****************** Bit definition for USART_BRR register *******************/ 6639 #define USART_BRR_DIV_Fraction_Pos (0U) 6640 #define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */ 6641 #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */ 6642 #define USART_BRR_DIV_Mantissa_Pos (4U) 6643 #define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */ 6644 #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */ 6645 6646 /****************** Bit definition for USART_CR1 register *******************/ 6647 #define USART_CR1_SBK_Pos (0U) 6648 #define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) /*!< 0x00000001 */ 6649 #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */ 6650 #define USART_CR1_RWU_Pos (1U) 6651 #define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) /*!< 0x00000002 */ 6652 #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */ 6653 #define USART_CR1_RE_Pos (2U) 6654 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ 6655 #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */ 6656 #define USART_CR1_TE_Pos (3U) 6657 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ 6658 #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */ 6659 #define USART_CR1_IDLEIE_Pos (4U) 6660 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ 6661 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */ 6662 #define USART_CR1_RXNEIE_Pos (5U) 6663 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ 6664 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */ 6665 #define USART_CR1_TCIE_Pos (6U) 6666 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ 6667 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */ 6668 #define USART_CR1_TXEIE_Pos (7U) 6669 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ 6670 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */ 6671 #define USART_CR1_PEIE_Pos (8U) 6672 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ 6673 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */ 6674 #define USART_CR1_PS_Pos (9U) 6675 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ 6676 #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */ 6677 #define USART_CR1_PCE_Pos (10U) 6678 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ 6679 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */ 6680 #define USART_CR1_WAKE_Pos (11U) 6681 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ 6682 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */ 6683 #define USART_CR1_M_Pos (12U) 6684 #define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) /*!< 0x00001000 */ 6685 #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */ 6686 #define USART_CR1_UE_Pos (13U) 6687 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00002000 */ 6688 #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */ 6689 #define USART_CR1_OVER8_Pos (15U) 6690 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ 6691 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */ 6692 6693 /****************** Bit definition for USART_CR2 register *******************/ 6694 #define USART_CR2_ADD_Pos (0U) 6695 #define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) /*!< 0x0000000F */ 6696 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */ 6697 #define USART_CR2_LBDL_Pos (5U) 6698 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ 6699 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */ 6700 #define USART_CR2_LBDIE_Pos (6U) 6701 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ 6702 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */ 6703 #define USART_CR2_LBCL_Pos (8U) 6704 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ 6705 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */ 6706 #define USART_CR2_CPHA_Pos (9U) 6707 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ 6708 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */ 6709 #define USART_CR2_CPOL_Pos (10U) 6710 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ 6711 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */ 6712 #define USART_CR2_CLKEN_Pos (11U) 6713 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ 6714 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */ 6715 6716 #define USART_CR2_STOP_Pos (12U) 6717 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ 6718 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */ 6719 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x1000 */ 6720 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x2000 */ 6721 6722 #define USART_CR2_LINEN_Pos (14U) 6723 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ 6724 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */ 6725 6726 /****************** Bit definition for USART_CR3 register *******************/ 6727 #define USART_CR3_EIE_Pos (0U) 6728 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ 6729 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */ 6730 #define USART_CR3_IREN_Pos (1U) 6731 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ 6732 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */ 6733 #define USART_CR3_IRLP_Pos (2U) 6734 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ 6735 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */ 6736 #define USART_CR3_HDSEL_Pos (3U) 6737 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ 6738 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */ 6739 #define USART_CR3_NACK_Pos (4U) 6740 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ 6741 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */ 6742 #define USART_CR3_SCEN_Pos (5U) 6743 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ 6744 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */ 6745 #define USART_CR3_DMAR_Pos (6U) 6746 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ 6747 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */ 6748 #define USART_CR3_DMAT_Pos (7U) 6749 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ 6750 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */ 6751 #define USART_CR3_RTSE_Pos (8U) 6752 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ 6753 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */ 6754 #define USART_CR3_CTSE_Pos (9U) 6755 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ 6756 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */ 6757 #define USART_CR3_CTSIE_Pos (10U) 6758 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ 6759 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */ 6760 #define USART_CR3_ONEBIT_Pos (11U) 6761 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ 6762 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */ 6763 6764 /****************** Bit definition for USART_GTPR register ******************/ 6765 #define USART_GTPR_PSC_Pos (0U) 6766 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ 6767 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */ 6768 #define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) /*!< 0x0001 */ 6769 #define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) /*!< 0x0002 */ 6770 #define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) /*!< 0x0004 */ 6771 #define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) /*!< 0x0008 */ 6772 #define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) /*!< 0x0010 */ 6773 #define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) /*!< 0x0020 */ 6774 #define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) /*!< 0x0040 */ 6775 #define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) /*!< 0x0080 */ 6776 6777 #define USART_GTPR_GT_Pos (8U) 6778 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ 6779 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */ 6780 6781 /******************************************************************************/ 6782 /* */ 6783 /* Window WATCHDOG */ 6784 /* */ 6785 /******************************************************************************/ 6786 /******************* Bit definition for WWDG_CR register ********************/ 6787 #define WWDG_CR_T_Pos (0U) 6788 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ 6789 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */ 6790 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x01 */ 6791 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x02 */ 6792 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x04 */ 6793 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x08 */ 6794 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x10 */ 6795 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x20 */ 6796 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x40 */ 6797 /* Legacy defines */ 6798 #define WWDG_CR_T0 WWDG_CR_T_0 6799 #define WWDG_CR_T1 WWDG_CR_T_1 6800 #define WWDG_CR_T2 WWDG_CR_T_2 6801 #define WWDG_CR_T3 WWDG_CR_T_3 6802 #define WWDG_CR_T4 WWDG_CR_T_4 6803 #define WWDG_CR_T5 WWDG_CR_T_5 6804 #define WWDG_CR_T6 WWDG_CR_T_6 6805 6806 #define WWDG_CR_WDGA_Pos (7U) 6807 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ 6808 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */ 6809 6810 /******************* Bit definition for WWDG_CFR register *******************/ 6811 #define WWDG_CFR_W_Pos (0U) 6812 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ 6813 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */ 6814 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x0001 */ 6815 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x0002 */ 6816 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x0004 */ 6817 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x0008 */ 6818 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x0010 */ 6819 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x0020 */ 6820 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x0040 */ 6821 /* Legacy defines */ 6822 #define WWDG_CFR_W0 WWDG_CFR_W_0 6823 #define WWDG_CFR_W1 WWDG_CFR_W_1 6824 #define WWDG_CFR_W2 WWDG_CFR_W_2 6825 #define WWDG_CFR_W3 WWDG_CFR_W_3 6826 #define WWDG_CFR_W4 WWDG_CFR_W_4 6827 #define WWDG_CFR_W5 WWDG_CFR_W_5 6828 #define WWDG_CFR_W6 WWDG_CFR_W_6 6829 6830 #define WWDG_CFR_WDGTB_Pos (7U) 6831 #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ 6832 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */ 6833 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */ 6834 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */ 6835 /* Legacy defines */ 6836 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 6837 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 6838 6839 #define WWDG_CFR_EWI_Pos (9U) 6840 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ 6841 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */ 6842 6843 /******************* Bit definition for WWDG_SR register ********************/ 6844 #define WWDG_SR_EWIF_Pos (0U) 6845 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ 6846 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */ 6847 6848 6849 /******************************************************************************/ 6850 /* */ 6851 /* DBG */ 6852 /* */ 6853 /******************************************************************************/ 6854 /******************** Bit definition for DBGMCU_IDCODE register *************/ 6855 #define DBGMCU_IDCODE_DEV_ID_Pos (0U) 6856 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ 6857 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk 6858 #define DBGMCU_IDCODE_REV_ID_Pos (16U) 6859 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ 6860 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk 6861 6862 /******************** Bit definition for DBGMCU_CR register *****************/ 6863 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) 6864 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ 6865 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk 6866 #define DBGMCU_CR_DBG_STOP_Pos (1U) 6867 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ 6868 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk 6869 #define DBGMCU_CR_DBG_STANDBY_Pos (2U) 6870 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ 6871 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk 6872 #define DBGMCU_CR_TRACE_IOEN_Pos (5U) 6873 #define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */ 6874 #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk 6875 6876 #define DBGMCU_CR_TRACE_MODE_Pos (6U) 6877 #define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */ 6878 #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk 6879 #define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */ 6880 #define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */ 6881 6882 /******************** Bit definition for DBGMCU_APB1_FZ register ************/ 6883 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) 6884 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ 6885 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk 6886 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) 6887 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */ 6888 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk 6889 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U) 6890 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */ 6891 #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk 6892 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) 6893 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */ 6894 #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk 6895 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) 6896 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ 6897 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk 6898 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) 6899 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ 6900 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk 6901 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) 6902 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ 6903 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk 6904 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) 6905 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */ 6906 #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk 6907 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) 6908 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */ 6909 #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk 6910 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) 6911 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */ 6912 #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk 6913 /* Old IWDGSTOP bit definition, maintained for legacy purpose */ 6914 #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP 6915 6916 /******************** Bit definition for DBGMCU_APB2_FZ register ************/ 6917 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) 6918 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */ 6919 #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk 6920 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) 6921 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */ 6922 #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk 6923 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) 6924 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */ 6925 #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk 6926 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) 6927 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */ 6928 #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk 6929 6930 /******************************************************************************/ 6931 /* */ 6932 /* USB_OTG */ 6933 /* */ 6934 /******************************************************************************/ 6935 /******************** Bit definition for USB_OTG_GOTGCTL register ***********/ 6936 #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U) 6937 #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */ 6938 #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */ 6939 #define USB_OTG_GOTGCTL_SRQ_Pos (1U) 6940 #define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */ 6941 #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */ 6942 #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U) 6943 #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */ 6944 #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */ 6945 #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U) 6946 #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */ 6947 #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */ 6948 #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) 6949 #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */ 6950 #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */ 6951 #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U) 6952 #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */ 6953 #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */ 6954 #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U) 6955 #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */ 6956 #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */ 6957 #define USB_OTG_GOTGCTL_DBCT_Pos (17U) 6958 #define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */ 6959 #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */ 6960 #define USB_OTG_GOTGCTL_ASVLD_Pos (18U) 6961 #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */ 6962 #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */ 6963 #define USB_OTG_GOTGCTL_BSVLD_Pos (19U) 6964 #define USB_OTG_GOTGCTL_BSVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos) /*!< 0x00080000 */ 6965 #define USB_OTG_GOTGCTL_BSVLD USB_OTG_GOTGCTL_BSVLD_Msk /*!< B-session valid */ 6966 6967 /******************** Bit definition forUSB_OTG_HCFG register ********************/ 6968 6969 #define USB_OTG_HCFG_FSLSPCS_Pos (0U) 6970 #define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */ 6971 #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */ 6972 #define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */ 6973 #define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */ 6974 #define USB_OTG_HCFG_FSLSS_Pos (2U) 6975 #define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */ 6976 #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */ 6977 6978 /******************** Bit definition for USB_OTG_DCFG register ********************/ 6979 6980 #define USB_OTG_DCFG_DSPD_Pos (0U) 6981 #define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */ 6982 #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */ 6983 #define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */ 6984 #define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */ 6985 #define USB_OTG_DCFG_NZLSOHSK_Pos (2U) 6986 #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */ 6987 #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */ 6988 6989 #define USB_OTG_DCFG_DAD_Pos (4U) 6990 #define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */ 6991 #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */ 6992 #define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */ 6993 #define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */ 6994 #define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */ 6995 #define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */ 6996 #define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */ 6997 #define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */ 6998 #define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */ 6999 7000 #define USB_OTG_DCFG_PFIVL_Pos (11U) 7001 #define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */ 7002 #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */ 7003 #define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */ 7004 #define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */ 7005 7006 #define USB_OTG_DCFG_XCVRDLY_Pos (14U) 7007 #define USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) /*!< 0x00004000 */ 7008 #define USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk /*!< Transceiver delay */ 7009 7010 #define USB_OTG_DCFG_ERRATIM_Pos (15U) 7011 #define USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) /*!< 0x00008000 */ 7012 #define USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk /*!< Erratic error interrupt mask */ 7013 7014 #define USB_OTG_DCFG_PERSCHIVL_Pos (24U) 7015 #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */ 7016 #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */ 7017 #define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */ 7018 #define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */ 7019 7020 /******************** Bit definition for USB_OTG_PCGCR register ********************/ 7021 #define USB_OTG_PCGCR_STPPCLK_Pos (0U) 7022 #define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */ 7023 #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */ 7024 #define USB_OTG_PCGCR_GATEHCLK_Pos (1U) 7025 #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */ 7026 #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */ 7027 #define USB_OTG_PCGCR_PHYSUSP_Pos (4U) 7028 #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */ 7029 #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */ 7030 7031 /******************** Bit definition for USB_OTG_GOTGINT register ********************/ 7032 #define USB_OTG_GOTGINT_SEDET_Pos (2U) 7033 #define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */ 7034 #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */ 7035 #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U) 7036 #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */ 7037 #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */ 7038 #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U) 7039 #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */ 7040 #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */ 7041 #define USB_OTG_GOTGINT_HNGDET_Pos (17U) 7042 #define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */ 7043 #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */ 7044 #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U) 7045 #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */ 7046 #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */ 7047 #define USB_OTG_GOTGINT_DBCDNE_Pos (19U) 7048 #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */ 7049 #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */ 7050 7051 /******************** Bit definition for USB_OTG_DCTL register ********************/ 7052 #define USB_OTG_DCTL_RWUSIG_Pos (0U) 7053 #define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */ 7054 #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */ 7055 #define USB_OTG_DCTL_SDIS_Pos (1U) 7056 #define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */ 7057 #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */ 7058 #define USB_OTG_DCTL_GINSTS_Pos (2U) 7059 #define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */ 7060 #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */ 7061 #define USB_OTG_DCTL_GONSTS_Pos (3U) 7062 #define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */ 7063 #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */ 7064 7065 #define USB_OTG_DCTL_TCTL_Pos (4U) 7066 #define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */ 7067 #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */ 7068 #define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */ 7069 #define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */ 7070 #define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */ 7071 #define USB_OTG_DCTL_SGINAK_Pos (7U) 7072 #define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */ 7073 #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */ 7074 #define USB_OTG_DCTL_CGINAK_Pos (8U) 7075 #define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */ 7076 #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */ 7077 #define USB_OTG_DCTL_SGONAK_Pos (9U) 7078 #define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */ 7079 #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */ 7080 #define USB_OTG_DCTL_CGONAK_Pos (10U) 7081 #define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */ 7082 #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */ 7083 #define USB_OTG_DCTL_POPRGDNE_Pos (11U) 7084 #define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */ 7085 #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */ 7086 7087 /******************** Bit definition for USB_OTG_HFIR register ********************/ 7088 #define USB_OTG_HFIR_FRIVL_Pos (0U) 7089 #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */ 7090 #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */ 7091 7092 /******************** Bit definition for USB_OTG_HFNUM register ********************/ 7093 #define USB_OTG_HFNUM_FRNUM_Pos (0U) 7094 #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */ 7095 #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */ 7096 #define USB_OTG_HFNUM_FTREM_Pos (16U) 7097 #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */ 7098 #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */ 7099 7100 /******************** Bit definition for USB_OTG_DSTS register ********************/ 7101 #define USB_OTG_DSTS_SUSPSTS_Pos (0U) 7102 #define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */ 7103 #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */ 7104 7105 #define USB_OTG_DSTS_ENUMSPD_Pos (1U) 7106 #define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */ 7107 #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */ 7108 #define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */ 7109 #define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */ 7110 #define USB_OTG_DSTS_EERR_Pos (3U) 7111 #define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */ 7112 #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */ 7113 #define USB_OTG_DSTS_FNSOF_Pos (8U) 7114 #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */ 7115 #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */ 7116 7117 /******************** Bit definition for USB_OTG_GAHBCFG register ********************/ 7118 #define USB_OTG_GAHBCFG_GINT_Pos (0U) 7119 #define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */ 7120 #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */ 7121 #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) 7122 #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */ 7123 #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */ 7124 #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */ 7125 #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */ 7126 #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */ 7127 #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */ 7128 #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */ 7129 #define USB_OTG_GAHBCFG_DMAEN_Pos (5U) 7130 #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */ 7131 #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */ 7132 #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U) 7133 #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */ 7134 #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */ 7135 #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) 7136 #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */ 7137 #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */ 7138 7139 /******************** Bit definition for USB_OTG_GUSBCFG register ********************/ 7140 7141 #define USB_OTG_GUSBCFG_TOCAL_Pos (0U) 7142 #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */ 7143 #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */ 7144 #define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */ 7145 #define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */ 7146 #define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */ 7147 #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U) 7148 #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */ 7149 #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */ 7150 #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U) 7151 #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */ 7152 #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */ 7153 #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U) 7154 #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */ 7155 #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */ 7156 #define USB_OTG_GUSBCFG_TRDT_Pos (10U) 7157 #define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */ 7158 #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */ 7159 #define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */ 7160 #define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */ 7161 #define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */ 7162 #define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */ 7163 #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) 7164 #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */ 7165 #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */ 7166 #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) 7167 #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */ 7168 #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */ 7169 #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U) 7170 #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */ 7171 #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */ 7172 #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U) 7173 #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */ 7174 #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */ 7175 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) 7176 #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */ 7177 #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */ 7178 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) 7179 #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */ 7180 #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */ 7181 #define USB_OTG_GUSBCFG_TSDPS_Pos (22U) 7182 #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */ 7183 #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */ 7184 #define USB_OTG_GUSBCFG_PCCI_Pos (23U) 7185 #define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */ 7186 #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */ 7187 #define USB_OTG_GUSBCFG_PTCI_Pos (24U) 7188 #define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */ 7189 #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */ 7190 #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) 7191 #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */ 7192 #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */ 7193 #define USB_OTG_GUSBCFG_FHMOD_Pos (29U) 7194 #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */ 7195 #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */ 7196 #define USB_OTG_GUSBCFG_FDMOD_Pos (30U) 7197 #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */ 7198 #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */ 7199 #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U) 7200 #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */ 7201 #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */ 7202 7203 /******************** Bit definition for USB_OTG_GRSTCTL register ********************/ 7204 #define USB_OTG_GRSTCTL_CSRST_Pos (0U) 7205 #define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */ 7206 #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */ 7207 #define USB_OTG_GRSTCTL_HSRST_Pos (1U) 7208 #define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */ 7209 #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */ 7210 #define USB_OTG_GRSTCTL_FCRST_Pos (2U) 7211 #define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */ 7212 #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */ 7213 #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) 7214 #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */ 7215 #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */ 7216 #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) 7217 #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */ 7218 #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */ 7219 7220 7221 #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U) 7222 #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */ 7223 #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */ 7224 #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */ 7225 #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */ 7226 #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */ 7227 #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */ 7228 #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */ 7229 #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U) 7230 #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */ 7231 #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */ 7232 #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U) 7233 #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */ 7234 #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */ 7235 7236 /******************** Bit definition for USB_OTG_DIEPMSK register ********************/ 7237 #define USB_OTG_DIEPMSK_XFRCM_Pos (0U) 7238 #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */ 7239 #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */ 7240 #define USB_OTG_DIEPMSK_EPDM_Pos (1U) 7241 #define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */ 7242 #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */ 7243 #define USB_OTG_DIEPMSK_TOM_Pos (3U) 7244 #define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */ 7245 #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */ 7246 #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) 7247 #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */ 7248 #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ 7249 #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U) 7250 #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */ 7251 #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ 7252 #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U) 7253 #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */ 7254 #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ 7255 #define USB_OTG_DIEPMSK_TXFURM_Pos (8U) 7256 #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */ 7257 #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */ 7258 #define USB_OTG_DIEPMSK_BIM_Pos (9U) 7259 #define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */ 7260 #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */ 7261 7262 /******************** Bit definition for USB_OTG_HPTXSTS register ********************/ 7263 #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) 7264 #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */ 7265 #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */ 7266 #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) 7267 #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */ 7268 #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */ 7269 #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */ 7270 #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */ 7271 #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */ 7272 #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */ 7273 #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */ 7274 #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */ 7275 #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */ 7276 #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */ 7277 7278 #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) 7279 #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */ 7280 #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */ 7281 #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */ 7282 #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */ 7283 #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */ 7284 #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */ 7285 #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */ 7286 #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */ 7287 #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */ 7288 #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */ 7289 7290 /******************** Bit definition for USB_OTG_HAINT register ********************/ 7291 #define USB_OTG_HAINT_HAINT_Pos (0U) 7292 #define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */ 7293 #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */ 7294 7295 /******************** Bit definition for USB_OTG_DOEPMSK register ********************/ 7296 #define USB_OTG_DOEPMSK_XFRCM_Pos (0U) 7297 #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */ 7298 #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */ 7299 #define USB_OTG_DOEPMSK_EPDM_Pos (1U) 7300 #define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */ 7301 #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */ 7302 #define USB_OTG_DOEPMSK_AHBERRM_Pos (2U) 7303 #define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */ 7304 #define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk /*!< OUT transaction AHB Error interrupt mask */ 7305 #define USB_OTG_DOEPMSK_STUPM_Pos (3U) 7306 #define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */ 7307 #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */ 7308 #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U) 7309 #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */ 7310 #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */ 7311 #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) 7312 #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */ 7313 #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */ 7314 #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) 7315 #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */ 7316 #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */ 7317 #define USB_OTG_DOEPMSK_OPEM_Pos (8U) 7318 #define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */ 7319 #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */ 7320 #define USB_OTG_DOEPMSK_BOIM_Pos (9U) 7321 #define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */ 7322 #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */ 7323 #define USB_OTG_DOEPMSK_BERRM_Pos (12U) 7324 #define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */ 7325 #define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk /*!< Babble error interrupt mask */ 7326 #define USB_OTG_DOEPMSK_NAKM_Pos (13U) 7327 #define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */ 7328 #define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk /*!< OUT Packet NAK interrupt mask */ 7329 #define USB_OTG_DOEPMSK_NYETM_Pos (14U) 7330 #define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */ 7331 #define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk /*!< NYET interrupt mask */ 7332 /******************** Bit definition for USB_OTG_GINTSTS register ********************/ 7333 #define USB_OTG_GINTSTS_CMOD_Pos (0U) 7334 #define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */ 7335 #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */ 7336 #define USB_OTG_GINTSTS_MMIS_Pos (1U) 7337 #define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */ 7338 #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */ 7339 #define USB_OTG_GINTSTS_OTGINT_Pos (2U) 7340 #define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */ 7341 #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */ 7342 #define USB_OTG_GINTSTS_SOF_Pos (3U) 7343 #define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */ 7344 #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */ 7345 #define USB_OTG_GINTSTS_RXFLVL_Pos (4U) 7346 #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */ 7347 #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */ 7348 #define USB_OTG_GINTSTS_NPTXFE_Pos (5U) 7349 #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */ 7350 #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */ 7351 #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U) 7352 #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */ 7353 #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */ 7354 #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) 7355 #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */ 7356 #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */ 7357 #define USB_OTG_GINTSTS_ESUSP_Pos (10U) 7358 #define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */ 7359 #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */ 7360 #define USB_OTG_GINTSTS_USBSUSP_Pos (11U) 7361 #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */ 7362 #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */ 7363 #define USB_OTG_GINTSTS_USBRST_Pos (12U) 7364 #define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */ 7365 #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */ 7366 #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U) 7367 #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */ 7368 #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */ 7369 #define USB_OTG_GINTSTS_ISOODRP_Pos (14U) 7370 #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */ 7371 #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */ 7372 #define USB_OTG_GINTSTS_EOPF_Pos (15U) 7373 #define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */ 7374 #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */ 7375 #define USB_OTG_GINTSTS_IEPINT_Pos (18U) 7376 #define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */ 7377 #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */ 7378 #define USB_OTG_GINTSTS_OEPINT_Pos (19U) 7379 #define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */ 7380 #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */ 7381 #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U) 7382 #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */ 7383 #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */ 7384 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) 7385 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */ 7386 #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */ 7387 #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) 7388 #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */ 7389 #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */ 7390 #define USB_OTG_GINTSTS_HPRTINT_Pos (24U) 7391 #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */ 7392 #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */ 7393 #define USB_OTG_GINTSTS_HCINT_Pos (25U) 7394 #define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */ 7395 #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */ 7396 #define USB_OTG_GINTSTS_PTXFE_Pos (26U) 7397 #define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */ 7398 #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */ 7399 #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U) 7400 #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */ 7401 #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */ 7402 #define USB_OTG_GINTSTS_DISCINT_Pos (29U) 7403 #define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */ 7404 #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */ 7405 #define USB_OTG_GINTSTS_SRQINT_Pos (30U) 7406 #define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */ 7407 #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */ 7408 #define USB_OTG_GINTSTS_WKUINT_Pos (31U) 7409 #define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */ 7410 #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */ 7411 7412 /******************** Bit definition for USB_OTG_GINTMSK register ********************/ 7413 #define USB_OTG_GINTMSK_MMISM_Pos (1U) 7414 #define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */ 7415 #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */ 7416 #define USB_OTG_GINTMSK_OTGINT_Pos (2U) 7417 #define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */ 7418 #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */ 7419 #define USB_OTG_GINTMSK_SOFM_Pos (3U) 7420 #define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */ 7421 #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */ 7422 #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U) 7423 #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */ 7424 #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */ 7425 #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U) 7426 #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */ 7427 #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */ 7428 #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) 7429 #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */ 7430 #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */ 7431 #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) 7432 #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */ 7433 #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */ 7434 #define USB_OTG_GINTMSK_ESUSPM_Pos (10U) 7435 #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */ 7436 #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */ 7437 #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U) 7438 #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */ 7439 #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */ 7440 #define USB_OTG_GINTMSK_USBRST_Pos (12U) 7441 #define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */ 7442 #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */ 7443 #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) 7444 #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */ 7445 #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */ 7446 #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U) 7447 #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */ 7448 #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */ 7449 #define USB_OTG_GINTMSK_EOPFM_Pos (15U) 7450 #define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */ 7451 #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */ 7452 #define USB_OTG_GINTMSK_EPMISM_Pos (17U) 7453 #define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */ 7454 #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */ 7455 #define USB_OTG_GINTMSK_IEPINT_Pos (18U) 7456 #define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */ 7457 #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */ 7458 #define USB_OTG_GINTMSK_OEPINT_Pos (19U) 7459 #define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */ 7460 #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */ 7461 #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) 7462 #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */ 7463 #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */ 7464 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) 7465 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */ 7466 #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */ 7467 #define USB_OTG_GINTMSK_FSUSPM_Pos (22U) 7468 #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */ 7469 #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */ 7470 #define USB_OTG_GINTMSK_PRTIM_Pos (24U) 7471 #define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */ 7472 #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */ 7473 #define USB_OTG_GINTMSK_HCIM_Pos (25U) 7474 #define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */ 7475 #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */ 7476 #define USB_OTG_GINTMSK_PTXFEM_Pos (26U) 7477 #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */ 7478 #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */ 7479 #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) 7480 #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */ 7481 #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */ 7482 #define USB_OTG_GINTMSK_DISCINT_Pos (29U) 7483 #define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */ 7484 #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */ 7485 #define USB_OTG_GINTMSK_SRQIM_Pos (30U) 7486 #define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */ 7487 #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */ 7488 #define USB_OTG_GINTMSK_WUIM_Pos (31U) 7489 #define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */ 7490 #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */ 7491 7492 /******************** Bit definition for USB_OTG_DAINT register ********************/ 7493 #define USB_OTG_DAINT_IEPINT_Pos (0U) 7494 #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */ 7495 #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */ 7496 #define USB_OTG_DAINT_OEPINT_Pos (16U) 7497 #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */ 7498 #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */ 7499 7500 /******************** Bit definition for USB_OTG_HAINTMSK register ********************/ 7501 #define USB_OTG_HAINTMSK_HAINTM_Pos (0U) 7502 #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */ 7503 #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */ 7504 7505 /******************** Bit definition for USB_OTG_GRXSTSP register ********************/ 7506 #define USB_OTG_GRXSTSP_EPNUM_Pos (0U) 7507 #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */ 7508 #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */ 7509 #define USB_OTG_GRXSTSP_BCNT_Pos (4U) 7510 #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */ 7511 #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */ 7512 #define USB_OTG_GRXSTSP_DPID_Pos (15U) 7513 #define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */ 7514 #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */ 7515 #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U) 7516 #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */ 7517 #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */ 7518 7519 /******************** Bit definition for USB_OTG_DAINTMSK register ********************/ 7520 #define USB_OTG_DAINTMSK_IEPM_Pos (0U) 7521 #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */ 7522 #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */ 7523 #define USB_OTG_DAINTMSK_OEPM_Pos (16U) 7524 #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */ 7525 #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */ 7526 7527 /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/ 7528 #define USB_OTG_GRXFSIZ_RXFD_Pos (0U) 7529 #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */ 7530 #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */ 7531 7532 /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/ 7533 #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) 7534 #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */ 7535 #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */ 7536 7537 /******************** Bit definition for OTG register ********************/ 7538 #define USB_OTG_NPTXFSA_Pos (0U) 7539 #define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */ 7540 #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */ 7541 #define USB_OTG_NPTXFD_Pos (16U) 7542 #define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */ 7543 #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */ 7544 #define USB_OTG_TX0FSA_Pos (0U) 7545 #define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */ 7546 #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */ 7547 #define USB_OTG_TX0FD_Pos (16U) 7548 #define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */ 7549 #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */ 7550 7551 /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/ 7552 #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) 7553 #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */ 7554 #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */ 7555 7556 /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/ 7557 #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) 7558 #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */ 7559 #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */ 7560 7561 #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) 7562 #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */ 7563 #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */ 7564 #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */ 7565 #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */ 7566 #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */ 7567 #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */ 7568 #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */ 7569 #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */ 7570 #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */ 7571 #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */ 7572 7573 #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) 7574 #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */ 7575 #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */ 7576 #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */ 7577 #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */ 7578 #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */ 7579 #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */ 7580 #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */ 7581 #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */ 7582 #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */ 7583 7584 /******************** Bit definition for USB_OTG_DTHRCTL register ********************/ 7585 #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) 7586 #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */ 7587 #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */ 7588 #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) 7589 #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */ 7590 #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */ 7591 7592 #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) 7593 #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */ 7594 #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */ 7595 #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */ 7596 #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */ 7597 #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */ 7598 #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */ 7599 #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */ 7600 #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */ 7601 #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */ 7602 #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */ 7603 #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */ 7604 #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U) 7605 #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */ 7606 #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */ 7607 7608 #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) 7609 #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */ 7610 #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */ 7611 #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */ 7612 #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */ 7613 #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */ 7614 #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */ 7615 #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */ 7616 #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */ 7617 #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */ 7618 #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */ 7619 #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */ 7620 #define USB_OTG_DTHRCTL_ARPEN_Pos (27U) 7621 #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */ 7622 #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */ 7623 7624 /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/ 7625 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) 7626 #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */ 7627 #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */ 7628 7629 /******************** Bit definition for USB_OTG_DEACHINT register ********************/ 7630 #define USB_OTG_DEACHINT_IEP1INT_Pos (1U) 7631 #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */ 7632 #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */ 7633 #define USB_OTG_DEACHINT_OEP1INT_Pos (17U) 7634 #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */ 7635 #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */ 7636 7637 /******************** Bit definition for USB_OTG_GCCFG register ********************/ 7638 #define USB_OTG_GCCFG_PWRDWN_Pos (16U) 7639 #define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */ 7640 #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */ 7641 #define USB_OTG_GCCFG_I2CPADEN_Pos (17U) 7642 #define USB_OTG_GCCFG_I2CPADEN_Msk (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos) /*!< 0x00020000 */ 7643 #define USB_OTG_GCCFG_I2CPADEN USB_OTG_GCCFG_I2CPADEN_Msk /*!< Enable I2C bus connection for the external I2C PHY interface*/ 7644 #define USB_OTG_GCCFG_VBUSASEN_Pos (18U) 7645 #define USB_OTG_GCCFG_VBUSASEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos) /*!< 0x00040000 */ 7646 #define USB_OTG_GCCFG_VBUSASEN USB_OTG_GCCFG_VBUSASEN_Msk /*!< Enable the VBUS sensing device */ 7647 #define USB_OTG_GCCFG_VBUSBSEN_Pos (19U) 7648 #define USB_OTG_GCCFG_VBUSBSEN_Msk (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos) /*!< 0x00080000 */ 7649 #define USB_OTG_GCCFG_VBUSBSEN USB_OTG_GCCFG_VBUSBSEN_Msk /*!< Enable the VBUS sensing device */ 7650 #define USB_OTG_GCCFG_SOFOUTEN_Pos (20U) 7651 #define USB_OTG_GCCFG_SOFOUTEN_Msk (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos) /*!< 0x00100000 */ 7652 #define USB_OTG_GCCFG_SOFOUTEN USB_OTG_GCCFG_SOFOUTEN_Msk /*!< SOF output enable */ 7653 #define USB_OTG_GCCFG_NOVBUSSENS_Pos (21U) 7654 #define USB_OTG_GCCFG_NOVBUSSENS_Msk (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos) /*!< 0x00200000 */ 7655 #define USB_OTG_GCCFG_NOVBUSSENS USB_OTG_GCCFG_NOVBUSSENS_Msk /*!< VBUS sensing disable option*/ 7656 7657 /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/ 7658 #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) 7659 #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */ 7660 #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */ 7661 #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) 7662 #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */ 7663 #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */ 7664 7665 /******************** Bit definition for USB_OTG_CID register ********************/ 7666 #define USB_OTG_CID_PRODUCT_ID_Pos (0U) 7667 #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */ 7668 #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */ 7669 7670 /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/ 7671 #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) 7672 #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */ 7673 #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */ 7674 #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) 7675 #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */ 7676 #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */ 7677 #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) 7678 #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */ 7679 #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */ 7680 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) 7681 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */ 7682 #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ 7683 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) 7684 #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */ 7685 #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ 7686 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) 7687 #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */ 7688 #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ 7689 #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) 7690 #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */ 7691 #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */ 7692 #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) 7693 #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */ 7694 #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */ 7695 #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) 7696 #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */ 7697 #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */ 7698 7699 /******************** Bit definition for USB_OTG_HPRT register ********************/ 7700 #define USB_OTG_HPRT_PCSTS_Pos (0U) 7701 #define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */ 7702 #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */ 7703 #define USB_OTG_HPRT_PCDET_Pos (1U) 7704 #define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */ 7705 #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */ 7706 #define USB_OTG_HPRT_PENA_Pos (2U) 7707 #define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */ 7708 #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */ 7709 #define USB_OTG_HPRT_PENCHNG_Pos (3U) 7710 #define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */ 7711 #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */ 7712 #define USB_OTG_HPRT_POCA_Pos (4U) 7713 #define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */ 7714 #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */ 7715 #define USB_OTG_HPRT_POCCHNG_Pos (5U) 7716 #define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */ 7717 #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */ 7718 #define USB_OTG_HPRT_PRES_Pos (6U) 7719 #define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */ 7720 #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */ 7721 #define USB_OTG_HPRT_PSUSP_Pos (7U) 7722 #define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */ 7723 #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */ 7724 #define USB_OTG_HPRT_PRST_Pos (8U) 7725 #define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */ 7726 #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */ 7727 7728 #define USB_OTG_HPRT_PLSTS_Pos (10U) 7729 #define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */ 7730 #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */ 7731 #define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */ 7732 #define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */ 7733 #define USB_OTG_HPRT_PPWR_Pos (12U) 7734 #define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */ 7735 #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */ 7736 7737 #define USB_OTG_HPRT_PTCTL_Pos (13U) 7738 #define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */ 7739 #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */ 7740 #define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */ 7741 #define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */ 7742 #define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */ 7743 #define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */ 7744 7745 #define USB_OTG_HPRT_PSPD_Pos (17U) 7746 #define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */ 7747 #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */ 7748 #define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */ 7749 #define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */ 7750 7751 /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/ 7752 #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) 7753 #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */ 7754 #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */ 7755 #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) 7756 #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */ 7757 #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */ 7758 #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) 7759 #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */ 7760 #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */ 7761 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) 7762 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */ 7763 #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ 7764 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) 7765 #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */ 7766 #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ 7767 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) 7768 #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */ 7769 #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ 7770 #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) 7771 #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */ 7772 #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */ 7773 #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) 7774 #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */ 7775 #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */ 7776 #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) 7777 #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */ 7778 #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */ 7779 #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) 7780 #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */ 7781 #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */ 7782 #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) 7783 #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */ 7784 #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */ 7785 7786 /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/ 7787 #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) 7788 #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */ 7789 #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */ 7790 #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) 7791 #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */ 7792 #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */ 7793 7794 /******************** Bit definition for USB_OTG_DIEPCTL register ********************/ 7795 #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U) 7796 #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */ 7797 #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */ 7798 #define USB_OTG_DIEPCTL_USBAEP_Pos (15U) 7799 #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */ 7800 #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */ 7801 #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) 7802 #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */ 7803 #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */ 7804 #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U) 7805 #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */ 7806 #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */ 7807 7808 #define USB_OTG_DIEPCTL_EPTYP_Pos (18U) 7809 #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */ 7810 #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */ 7811 #define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */ 7812 #define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */ 7813 #define USB_OTG_DIEPCTL_STALL_Pos (21U) 7814 #define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */ 7815 #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */ 7816 7817 #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U) 7818 #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */ 7819 #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */ 7820 #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */ 7821 #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */ 7822 #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */ 7823 #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */ 7824 #define USB_OTG_DIEPCTL_CNAK_Pos (26U) 7825 #define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */ 7826 #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */ 7827 #define USB_OTG_DIEPCTL_SNAK_Pos (27U) 7828 #define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */ 7829 #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */ 7830 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) 7831 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */ 7832 #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */ 7833 #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U) 7834 #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */ 7835 #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */ 7836 #define USB_OTG_DIEPCTL_EPDIS_Pos (30U) 7837 #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */ 7838 #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */ 7839 #define USB_OTG_DIEPCTL_EPENA_Pos (31U) 7840 #define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */ 7841 #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */ 7842 7843 /******************** Bit definition for USB_OTG_HCCHAR register ********************/ 7844 #define USB_OTG_HCCHAR_MPSIZ_Pos (0U) 7845 #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */ 7846 #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */ 7847 7848 #define USB_OTG_HCCHAR_EPNUM_Pos (11U) 7849 #define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */ 7850 #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */ 7851 #define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */ 7852 #define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */ 7853 #define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */ 7854 #define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */ 7855 #define USB_OTG_HCCHAR_EPDIR_Pos (15U) 7856 #define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */ 7857 #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */ 7858 #define USB_OTG_HCCHAR_LSDEV_Pos (17U) 7859 #define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */ 7860 #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */ 7861 7862 #define USB_OTG_HCCHAR_EPTYP_Pos (18U) 7863 #define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */ 7864 #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */ 7865 #define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */ 7866 #define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */ 7867 7868 #define USB_OTG_HCCHAR_MC_Pos (20U) 7869 #define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */ 7870 #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */ 7871 #define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */ 7872 #define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */ 7873 7874 #define USB_OTG_HCCHAR_DAD_Pos (22U) 7875 #define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */ 7876 #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */ 7877 #define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */ 7878 #define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */ 7879 #define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */ 7880 #define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */ 7881 #define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */ 7882 #define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */ 7883 #define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */ 7884 #define USB_OTG_HCCHAR_ODDFRM_Pos (29U) 7885 #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */ 7886 #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */ 7887 #define USB_OTG_HCCHAR_CHDIS_Pos (30U) 7888 #define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */ 7889 #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */ 7890 #define USB_OTG_HCCHAR_CHENA_Pos (31U) 7891 #define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */ 7892 #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */ 7893 7894 /******************** Bit definition for USB_OTG_HCSPLT register ********************/ 7895 7896 #define USB_OTG_HCSPLT_PRTADDR_Pos (0U) 7897 #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */ 7898 #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */ 7899 #define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */ 7900 #define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */ 7901 #define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */ 7902 #define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */ 7903 #define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */ 7904 #define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */ 7905 #define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */ 7906 7907 #define USB_OTG_HCSPLT_HUBADDR_Pos (7U) 7908 #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */ 7909 #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */ 7910 #define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */ 7911 #define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */ 7912 #define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */ 7913 #define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */ 7914 #define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */ 7915 #define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */ 7916 #define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */ 7917 7918 #define USB_OTG_HCSPLT_XACTPOS_Pos (14U) 7919 #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */ 7920 #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */ 7921 #define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */ 7922 #define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */ 7923 #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) 7924 #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */ 7925 #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */ 7926 #define USB_OTG_HCSPLT_SPLITEN_Pos (31U) 7927 #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */ 7928 #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */ 7929 7930 /******************** Bit definition for USB_OTG_HCINT register ********************/ 7931 #define USB_OTG_HCINT_XFRC_Pos (0U) 7932 #define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */ 7933 #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */ 7934 #define USB_OTG_HCINT_CHH_Pos (1U) 7935 #define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */ 7936 #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */ 7937 #define USB_OTG_HCINT_AHBERR_Pos (2U) 7938 #define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */ 7939 #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */ 7940 #define USB_OTG_HCINT_STALL_Pos (3U) 7941 #define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */ 7942 #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */ 7943 #define USB_OTG_HCINT_NAK_Pos (4U) 7944 #define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */ 7945 #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */ 7946 #define USB_OTG_HCINT_ACK_Pos (5U) 7947 #define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */ 7948 #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */ 7949 #define USB_OTG_HCINT_NYET_Pos (6U) 7950 #define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */ 7951 #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */ 7952 #define USB_OTG_HCINT_TXERR_Pos (7U) 7953 #define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */ 7954 #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */ 7955 #define USB_OTG_HCINT_BBERR_Pos (8U) 7956 #define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */ 7957 #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */ 7958 #define USB_OTG_HCINT_FRMOR_Pos (9U) 7959 #define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */ 7960 #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */ 7961 #define USB_OTG_HCINT_DTERR_Pos (10U) 7962 #define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */ 7963 #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */ 7964 7965 /******************** Bit definition for USB_OTG_DIEPINT register ********************/ 7966 #define USB_OTG_DIEPINT_XFRC_Pos (0U) 7967 #define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */ 7968 #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */ 7969 #define USB_OTG_DIEPINT_EPDISD_Pos (1U) 7970 #define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */ 7971 #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */ 7972 #define USB_OTG_DIEPINT_AHBERR_Pos (2U) 7973 #define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */ 7974 #define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an IN transaction */ 7975 #define USB_OTG_DIEPINT_TOC_Pos (3U) 7976 #define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */ 7977 #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */ 7978 #define USB_OTG_DIEPINT_ITTXFE_Pos (4U) 7979 #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */ 7980 #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */ 7981 #define USB_OTG_DIEPINT_INEPNM_Pos (5U) 7982 #define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000004 */ 7983 #define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk /*!< IN token received with EP mismatch */ 7984 #define USB_OTG_DIEPINT_INEPNE_Pos (6U) 7985 #define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */ 7986 #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */ 7987 #define USB_OTG_DIEPINT_TXFE_Pos (7U) 7988 #define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */ 7989 #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */ 7990 #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) 7991 #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */ 7992 #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */ 7993 #define USB_OTG_DIEPINT_BNA_Pos (9U) 7994 #define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */ 7995 #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */ 7996 #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) 7997 #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */ 7998 #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */ 7999 #define USB_OTG_DIEPINT_BERR_Pos (12U) 8000 #define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */ 8001 #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */ 8002 #define USB_OTG_DIEPINT_NAK_Pos (13U) 8003 #define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */ 8004 #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */ 8005 8006 /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/ 8007 #define USB_OTG_HCINTMSK_XFRCM_Pos (0U) 8008 #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */ 8009 #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */ 8010 #define USB_OTG_HCINTMSK_CHHM_Pos (1U) 8011 #define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */ 8012 #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */ 8013 #define USB_OTG_HCINTMSK_AHBERR_Pos (2U) 8014 #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */ 8015 #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */ 8016 #define USB_OTG_HCINTMSK_STALLM_Pos (3U) 8017 #define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */ 8018 #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */ 8019 #define USB_OTG_HCINTMSK_NAKM_Pos (4U) 8020 #define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */ 8021 #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */ 8022 #define USB_OTG_HCINTMSK_ACKM_Pos (5U) 8023 #define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */ 8024 #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */ 8025 #define USB_OTG_HCINTMSK_NYET_Pos (6U) 8026 #define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */ 8027 #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */ 8028 #define USB_OTG_HCINTMSK_TXERRM_Pos (7U) 8029 #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */ 8030 #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */ 8031 #define USB_OTG_HCINTMSK_BBERRM_Pos (8U) 8032 #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */ 8033 #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */ 8034 #define USB_OTG_HCINTMSK_FRMORM_Pos (9U) 8035 #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */ 8036 #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */ 8037 #define USB_OTG_HCINTMSK_DTERRM_Pos (10U) 8038 #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */ 8039 #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */ 8040 8041 /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/ 8042 8043 #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) 8044 #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ 8045 #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */ 8046 #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) 8047 #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ 8048 #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */ 8049 #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) 8050 #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */ 8051 #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */ 8052 /******************** Bit definition for USB_OTG_HCTSIZ register ********************/ 8053 #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) 8054 #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ 8055 #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */ 8056 #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U) 8057 #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ 8058 #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */ 8059 #define USB_OTG_HCTSIZ_DOPING_Pos (31U) 8060 #define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */ 8061 #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */ 8062 #define USB_OTG_HCTSIZ_DPID_Pos (29U) 8063 #define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */ 8064 #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */ 8065 #define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */ 8066 #define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */ 8067 8068 /******************** Bit definition for USB_OTG_DIEPDMA register ********************/ 8069 #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U) 8070 #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */ 8071 #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */ 8072 8073 /******************** Bit definition for USB_OTG_HCDMA register ********************/ 8074 #define USB_OTG_HCDMA_DMAADDR_Pos (0U) 8075 #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */ 8076 #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */ 8077 8078 /******************** Bit definition for USB_OTG_DTXFSTS register ********************/ 8079 #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) 8080 #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */ 8081 #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */ 8082 8083 /******************** Bit definition for USB_OTG_DIEPTXF register ********************/ 8084 #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) 8085 #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */ 8086 #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */ 8087 #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) 8088 #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */ 8089 #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */ 8090 8091 /******************** Bit definition for USB_OTG_DOEPCTL register ********************/ 8092 8093 #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U) 8094 #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */ 8095 #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */ 8096 #define USB_OTG_DOEPCTL_USBAEP_Pos (15U) 8097 #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */ 8098 #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */ 8099 #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U) 8100 #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */ 8101 #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */ 8102 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) 8103 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */ 8104 #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */ 8105 #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U) 8106 #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */ 8107 #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */ 8108 #define USB_OTG_DOEPCTL_EPTYP_Pos (18U) 8109 #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */ 8110 #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */ 8111 #define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */ 8112 #define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */ 8113 #define USB_OTG_DOEPCTL_SNPM_Pos (20U) 8114 #define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */ 8115 #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */ 8116 #define USB_OTG_DOEPCTL_STALL_Pos (21U) 8117 #define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */ 8118 #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */ 8119 #define USB_OTG_DOEPCTL_CNAK_Pos (26U) 8120 #define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */ 8121 #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */ 8122 #define USB_OTG_DOEPCTL_SNAK_Pos (27U) 8123 #define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */ 8124 #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */ 8125 #define USB_OTG_DOEPCTL_EPDIS_Pos (30U) 8126 #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */ 8127 #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */ 8128 #define USB_OTG_DOEPCTL_EPENA_Pos (31U) 8129 #define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */ 8130 #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */ 8131 8132 /******************** Bit definition for USB_OTG_DOEPINT register ********************/ 8133 #define USB_OTG_DOEPINT_XFRC_Pos (0U) 8134 #define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */ 8135 #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */ 8136 #define USB_OTG_DOEPINT_EPDISD_Pos (1U) 8137 #define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */ 8138 #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */ 8139 #define USB_OTG_DOEPINT_AHBERR_Pos (2U) 8140 #define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */ 8141 #define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an OUT transaction */ 8142 #define USB_OTG_DOEPINT_STUP_Pos (3U) 8143 #define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */ 8144 #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */ 8145 #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U) 8146 #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */ 8147 #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */ 8148 #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U) 8149 #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */ 8150 #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */ 8151 #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U) 8152 #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */ 8153 #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */ 8154 #define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U) 8155 #define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */ 8156 #define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk /*!< OUT packet error */ 8157 #define USB_OTG_DOEPINT_NAK_Pos (13U) 8158 #define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */ 8159 #define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk /*!< NAK Packet is transmitted by the device */ 8160 #define USB_OTG_DOEPINT_NYET_Pos (14U) 8161 #define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */ 8162 #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */ 8163 #define USB_OTG_DOEPINT_STPKTRX_Pos (15U) 8164 #define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */ 8165 #define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk /*!< Setup Packet Received */ 8166 /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/ 8167 8168 #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) 8169 #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ 8170 #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */ 8171 #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) 8172 #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ 8173 #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */ 8174 8175 #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) 8176 #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */ 8177 #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */ 8178 #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */ 8179 #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */ 8180 8181 /******************** Bit definition for PCGCCTL register ********************/ 8182 #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U) 8183 #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */ 8184 #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */ 8185 #define USB_OTG_PCGCCTL_GATECLK_Pos (1U) 8186 #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */ 8187 #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */ 8188 #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) 8189 #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */ 8190 #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */ 8191 8192 /* Legacy define */ 8193 /******************** Bit definition for OTG register ********************/ 8194 #define USB_OTG_CHNUM_Pos (0U) 8195 #define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */ 8196 #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */ 8197 #define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */ 8198 #define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */ 8199 #define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */ 8200 #define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */ 8201 #define USB_OTG_BCNT_Pos (4U) 8202 #define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */ 8203 #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */ 8204 8205 #define USB_OTG_DPID_Pos (15U) 8206 #define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) /*!< 0x00018000 */ 8207 #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */ 8208 #define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) /*!< 0x00008000 */ 8209 #define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) /*!< 0x00010000 */ 8210 8211 #define USB_OTG_PKTSTS_Pos (17U) 8212 #define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */ 8213 #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */ 8214 #define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */ 8215 #define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */ 8216 #define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */ 8217 #define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */ 8218 8219 #define USB_OTG_EPNUM_Pos (0U) 8220 #define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */ 8221 #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */ 8222 #define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */ 8223 #define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */ 8224 #define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */ 8225 #define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */ 8226 8227 #define USB_OTG_FRMNUM_Pos (21U) 8228 #define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */ 8229 #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */ 8230 #define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */ 8231 #define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */ 8232 #define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */ 8233 #define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */ 8234 /** 8235 * @} 8236 */ 8237 8238 /** 8239 * @} 8240 */ 8241 8242 /** @addtogroup Exported_macros 8243 * @{ 8244 */ 8245 8246 /******************************* ADC Instances ********************************/ 8247 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) 8248 8249 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) 8250 /******************************* CRC Instances ********************************/ 8251 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) 8252 8253 8254 /******************************** DMA Instances *******************************/ 8255 #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \ 8256 ((INSTANCE) == DMA1_Stream1) || \ 8257 ((INSTANCE) == DMA1_Stream2) || \ 8258 ((INSTANCE) == DMA1_Stream3) || \ 8259 ((INSTANCE) == DMA1_Stream4) || \ 8260 ((INSTANCE) == DMA1_Stream5) || \ 8261 ((INSTANCE) == DMA1_Stream6) || \ 8262 ((INSTANCE) == DMA1_Stream7) || \ 8263 ((INSTANCE) == DMA2_Stream0) || \ 8264 ((INSTANCE) == DMA2_Stream1) || \ 8265 ((INSTANCE) == DMA2_Stream2) || \ 8266 ((INSTANCE) == DMA2_Stream3) || \ 8267 ((INSTANCE) == DMA2_Stream4) || \ 8268 ((INSTANCE) == DMA2_Stream5) || \ 8269 ((INSTANCE) == DMA2_Stream6) || \ 8270 ((INSTANCE) == DMA2_Stream7)) 8271 8272 /******************************* GPIO Instances *******************************/ 8273 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 8274 ((INSTANCE) == GPIOB) || \ 8275 ((INSTANCE) == GPIOC) || \ 8276 ((INSTANCE) == GPIOD) || \ 8277 ((INSTANCE) == GPIOE) || \ 8278 ((INSTANCE) == GPIOH)) 8279 8280 /******************************** I2C Instances *******************************/ 8281 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 8282 ((INSTANCE) == I2C2) || \ 8283 ((INSTANCE) == I2C3)) 8284 8285 /******************************* SMBUS Instances ******************************/ 8286 #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE 8287 8288 /******************************** I2S Instances *******************************/ 8289 8290 #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \ 8291 ((INSTANCE) == SPI3)) 8292 8293 /*************************** I2S Extended Instances ***************************/ 8294 #define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \ 8295 ((INSTANCE) == I2S3ext)) 8296 /* Legacy Defines */ 8297 #define IS_I2S_ALL_INSTANCE_EXT IS_I2S_EXT_ALL_INSTANCE 8298 8299 8300 /****************************** RTC Instances *********************************/ 8301 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) 8302 8303 8304 /******************************** SPI Instances *******************************/ 8305 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ 8306 ((INSTANCE) == SPI2) || \ 8307 ((INSTANCE) == SPI3) || \ 8308 ((INSTANCE) == SPI4)) 8309 8310 8311 /****************** TIM Instances : All supported instances *******************/ 8312 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8313 ((INSTANCE) == TIM2) || \ 8314 ((INSTANCE) == TIM3) || \ 8315 ((INSTANCE) == TIM4) || \ 8316 ((INSTANCE) == TIM5) || \ 8317 ((INSTANCE) == TIM9) || \ 8318 ((INSTANCE) == TIM10) || \ 8319 ((INSTANCE) == TIM11)) 8320 8321 8322 /************* TIM Instances : at least 1 capture/compare channel *************/ 8323 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8324 ((INSTANCE) == TIM2) || \ 8325 ((INSTANCE) == TIM3) || \ 8326 ((INSTANCE) == TIM4) || \ 8327 ((INSTANCE) == TIM5) || \ 8328 ((INSTANCE) == TIM9) || \ 8329 ((INSTANCE) == TIM10) || \ 8330 ((INSTANCE) == TIM11)) 8331 8332 /************ TIM Instances : at least 2 capture/compare channels *************/ 8333 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8334 ((INSTANCE) == TIM2) || \ 8335 ((INSTANCE) == TIM3) || \ 8336 ((INSTANCE) == TIM4) || \ 8337 ((INSTANCE) == TIM5) || \ 8338 ((INSTANCE) == TIM9)) 8339 8340 /************ TIM Instances : at least 3 capture/compare channels *************/ 8341 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8342 ((INSTANCE) == TIM2) || \ 8343 ((INSTANCE) == TIM3) || \ 8344 ((INSTANCE) == TIM4) || \ 8345 ((INSTANCE) == TIM5)) 8346 8347 /************ TIM Instances : at least 4 capture/compare channels *************/ 8348 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8349 ((INSTANCE) == TIM2) || \ 8350 ((INSTANCE) == TIM3) || \ 8351 ((INSTANCE) == TIM4) || \ 8352 ((INSTANCE) == TIM5)) 8353 8354 /******************** TIM Instances : Advanced-control timers *****************/ 8355 #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1) 8356 8357 /******************* TIM Instances : Timer input XOR function *****************/ 8358 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8359 ((INSTANCE) == TIM2) || \ 8360 ((INSTANCE) == TIM3) || \ 8361 ((INSTANCE) == TIM4) || \ 8362 ((INSTANCE) == TIM5)) 8363 8364 /****************** TIM Instances : DMA requests generation (UDE) *************/ 8365 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8366 ((INSTANCE) == TIM2) || \ 8367 ((INSTANCE) == TIM3) || \ 8368 ((INSTANCE) == TIM4) || \ 8369 ((INSTANCE) == TIM5)) 8370 8371 /************ TIM Instances : DMA requests generation (CCxDE) *****************/ 8372 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8373 ((INSTANCE) == TIM2) || \ 8374 ((INSTANCE) == TIM3) || \ 8375 ((INSTANCE) == TIM4) || \ 8376 ((INSTANCE) == TIM5)) 8377 8378 /************ TIM Instances : DMA requests generation (COMDE) *****************/ 8379 #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8380 ((INSTANCE) == TIM2) || \ 8381 ((INSTANCE) == TIM3) || \ 8382 ((INSTANCE) == TIM4) || \ 8383 ((INSTANCE) == TIM5)) 8384 8385 /******************** TIM Instances : DMA burst feature ***********************/ 8386 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8387 ((INSTANCE) == TIM2) || \ 8388 ((INSTANCE) == TIM3) || \ 8389 ((INSTANCE) == TIM4) || \ 8390 ((INSTANCE) == TIM5)) 8391 8392 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ 8393 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8394 ((INSTANCE) == TIM2) || \ 8395 ((INSTANCE) == TIM3) || \ 8396 ((INSTANCE) == TIM4) || \ 8397 ((INSTANCE) == TIM5)) 8398 8399 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ 8400 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8401 ((INSTANCE) == TIM2) || \ 8402 ((INSTANCE) == TIM3) || \ 8403 ((INSTANCE) == TIM4) || \ 8404 ((INSTANCE) == TIM5) || \ 8405 ((INSTANCE) == TIM9)) 8406 /********************** TIM Instances : 32 bit Counter ************************/ 8407 #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \ 8408 ((INSTANCE) == TIM5)) 8409 8410 /***************** TIM Instances : external trigger input available ************/ 8411 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8412 ((INSTANCE) == TIM2) || \ 8413 ((INSTANCE) == TIM3) || \ 8414 ((INSTANCE) == TIM4) || \ 8415 ((INSTANCE) == TIM5)) 8416 8417 /****************** TIM Instances : remapping capability **********************/ 8418 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 8419 ((INSTANCE) == TIM5) || \ 8420 ((INSTANCE) == TIM11)) 8421 8422 /******************* TIM Instances : output(s) available **********************/ 8423 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ 8424 ((((INSTANCE) == TIM1) && \ 8425 (((CHANNEL) == TIM_CHANNEL_1) || \ 8426 ((CHANNEL) == TIM_CHANNEL_2) || \ 8427 ((CHANNEL) == TIM_CHANNEL_3) || \ 8428 ((CHANNEL) == TIM_CHANNEL_4))) \ 8429 || \ 8430 (((INSTANCE) == TIM2) && \ 8431 (((CHANNEL) == TIM_CHANNEL_1) || \ 8432 ((CHANNEL) == TIM_CHANNEL_2) || \ 8433 ((CHANNEL) == TIM_CHANNEL_3) || \ 8434 ((CHANNEL) == TIM_CHANNEL_4))) \ 8435 || \ 8436 (((INSTANCE) == TIM3) && \ 8437 (((CHANNEL) == TIM_CHANNEL_1) || \ 8438 ((CHANNEL) == TIM_CHANNEL_2) || \ 8439 ((CHANNEL) == TIM_CHANNEL_3) || \ 8440 ((CHANNEL) == TIM_CHANNEL_4))) \ 8441 || \ 8442 (((INSTANCE) == TIM4) && \ 8443 (((CHANNEL) == TIM_CHANNEL_1) || \ 8444 ((CHANNEL) == TIM_CHANNEL_2) || \ 8445 ((CHANNEL) == TIM_CHANNEL_3) || \ 8446 ((CHANNEL) == TIM_CHANNEL_4))) \ 8447 || \ 8448 (((INSTANCE) == TIM5) && \ 8449 (((CHANNEL) == TIM_CHANNEL_1) || \ 8450 ((CHANNEL) == TIM_CHANNEL_2) || \ 8451 ((CHANNEL) == TIM_CHANNEL_3) || \ 8452 ((CHANNEL) == TIM_CHANNEL_4))) \ 8453 || \ 8454 (((INSTANCE) == TIM9) && \ 8455 (((CHANNEL) == TIM_CHANNEL_1) || \ 8456 ((CHANNEL) == TIM_CHANNEL_2))) \ 8457 || \ 8458 (((INSTANCE) == TIM10) && \ 8459 (((CHANNEL) == TIM_CHANNEL_1))) \ 8460 || \ 8461 (((INSTANCE) == TIM11) && \ 8462 (((CHANNEL) == TIM_CHANNEL_1)))) 8463 8464 /************ TIM Instances : complementary output(s) available ***************/ 8465 #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \ 8466 ((((INSTANCE) == TIM1) && \ 8467 (((CHANNEL) == TIM_CHANNEL_1) || \ 8468 ((CHANNEL) == TIM_CHANNEL_2) || \ 8469 ((CHANNEL) == TIM_CHANNEL_3)))) 8470 8471 /****************** TIM Instances : supporting counting mode selection ********/ 8472 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8473 ((INSTANCE) == TIM2) || \ 8474 ((INSTANCE) == TIM3) || \ 8475 ((INSTANCE) == TIM4) || \ 8476 ((INSTANCE) == TIM5)) 8477 8478 /****************** TIM Instances : supporting clock division *****************/ 8479 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8480 ((INSTANCE) == TIM2) || \ 8481 ((INSTANCE) == TIM3) || \ 8482 ((INSTANCE) == TIM4) || \ 8483 ((INSTANCE) == TIM5) || \ 8484 ((INSTANCE) == TIM9) || \ 8485 ((INSTANCE) == TIM10) || \ 8486 ((INSTANCE) == TIM11)) 8487 8488 8489 /****************** TIM Instances : supporting commutation event generation ***/ 8490 8491 #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1) 8492 8493 /****************** TIM Instances : supporting OCxREF clear *******************/ 8494 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8495 ((INSTANCE) == TIM2) || \ 8496 ((INSTANCE) == TIM3) || \ 8497 ((INSTANCE) == TIM4) || \ 8498 ((INSTANCE) == TIM5)) 8499 8500 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ 8501 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8502 ((INSTANCE) == TIM2) || \ 8503 ((INSTANCE) == TIM3) || \ 8504 ((INSTANCE) == TIM4) || \ 8505 ((INSTANCE) == TIM5) || \ 8506 ((INSTANCE) == TIM9)) 8507 8508 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ 8509 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \ 8510 ((INSTANCE) == TIM2) || \ 8511 ((INSTANCE) == TIM3) || \ 8512 ((INSTANCE) == TIM4) || \ 8513 ((INSTANCE) == TIM5)) 8514 8515 /****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/ 8516 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8517 ((INSTANCE) == TIM2) || \ 8518 ((INSTANCE) == TIM3) || \ 8519 ((INSTANCE) == TIM4) || \ 8520 ((INSTANCE) == TIM5) || \ 8521 ((INSTANCE) == TIM9)) 8522 8523 /********** TIM Instances : supporting internal trigger inputs(ITRX) *********/ 8524 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8525 ((INSTANCE) == TIM2) || \ 8526 ((INSTANCE) == TIM3) || \ 8527 ((INSTANCE) == TIM4) || \ 8528 ((INSTANCE) == TIM5) || \ 8529 ((INSTANCE) == TIM9)) 8530 8531 /****************** TIM Instances : supporting repetition counter *************/ 8532 #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)) 8533 8534 /****************** TIM Instances : supporting encoder interface **************/ 8535 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8536 ((INSTANCE) == TIM2) || \ 8537 ((INSTANCE) == TIM3) || \ 8538 ((INSTANCE) == TIM4) || \ 8539 ((INSTANCE) == TIM5) || \ 8540 ((INSTANCE) == TIM9)) 8541 /****************** TIM Instances : supporting Hall sensor interface **********/ 8542 #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ 8543 ((INSTANCE) == TIM2) || \ 8544 ((INSTANCE) == TIM3) || \ 8545 ((INSTANCE) == TIM4) || \ 8546 ((INSTANCE) == TIM5)) 8547 /****************** TIM Instances : supporting the break function *************/ 8548 #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)) 8549 8550 /******************** USART Instances : Synchronous mode **********************/ 8551 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 8552 ((INSTANCE) == USART2) || \ 8553 ((INSTANCE) == USART6)) 8554 8555 /******************** UART Instances : Half-Duplex mode **********************/ 8556 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 8557 ((INSTANCE) == USART2) || \ 8558 ((INSTANCE) == USART6)) 8559 8560 /* Legacy defines */ 8561 #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE 8562 8563 /****************** UART Instances : Hardware Flow control ********************/ 8564 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 8565 ((INSTANCE) == USART2) || \ 8566 ((INSTANCE) == USART6)) 8567 /******************** UART Instances : LIN mode **********************/ 8568 #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE 8569 8570 /********************* UART Instances : Smart card mode ***********************/ 8571 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 8572 ((INSTANCE) == USART2) || \ 8573 ((INSTANCE) == USART6)) 8574 8575 /*********************** UART Instances : IRDA mode ***************************/ 8576 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 8577 ((INSTANCE) == USART2) || \ 8578 ((INSTANCE) == USART6)) 8579 8580 /*********************** PCD Instances ****************************************/ 8581 #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS)) 8582 8583 /*********************** HCD Instances ****************************************/ 8584 #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS)) 8585 8586 /****************************** SDIO Instances ********************************/ 8587 #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO) 8588 8589 /****************************** IWDG Instances ********************************/ 8590 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) 8591 8592 /****************************** WWDG Instances ********************************/ 8593 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) 8594 8595 /****************************** USB Exported Constants ************************/ 8596 #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U 8597 #define USB_OTG_FS_MAX_IN_ENDPOINTS 4U /* Including EP0 */ 8598 #define USB_OTG_FS_MAX_OUT_ENDPOINTS 4U /* Including EP0 */ 8599 #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */ 8600 8601 /* 8602 * @brief Specific devices reset values definitions 8603 */ 8604 #define RCC_PLLCFGR_RST_VALUE 0x24003010U 8605 #define RCC_PLLI2SCFGR_RST_VALUE 0x20003000U 8606 8607 #define RCC_MAX_FREQUENCY 84000000U /*!< Max frequency of family in Hz*/ 8608 #define RCC_MAX_FREQUENCY_SCALE3 60000000U /*!< Maximum frequency for system clock at power scale3, in Hz */ 8609 #define RCC_MAX_FREQUENCY_SCALE2 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale2, in Hz */ 8610 #define RCC_PLLVCO_OUTPUT_MIN 192000000U /*!< Frequency min for PLLVCO output, in Hz */ 8611 #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */ 8612 #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */ 8613 #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */ 8614 8615 #define RCC_PLLN_MIN_VALUE 192U 8616 #define RCC_PLLN_MAX_VALUE 432U 8617 8618 #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */ 8619 #define FLASH_SCALE2_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */ 8620 8621 #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */ 8622 #define FLASH_SCALE3_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */ 8623 8624 8625 /** 8626 * @} 8627 */ 8628 8629 /** 8630 * @} 8631 */ 8632 8633 /** 8634 * @} 8635 */ 8636 8637 #ifdef __cplusplus 8638 } 8639 #endif /* __cplusplus */ 8640 8641 #endif /* __STM32F401xE_H */ 8642
