1 /**************************************************************************//** 2 * @file 3 * @brief CMSIS Cortex-M Peripheral Access Layer Header File 4 * for EFR32MG24B020F1536IM48 5 ****************************************************************************** 6 * # License 7 * <b>Copyright 2023 Silicon Laboratories, Inc. www.silabs.com</b> 8 ****************************************************************************** 9 * 10 * SPDX-License-Identifier: Zlib 11 * 12 * The licensor of this software is Silicon Laboratories Inc. 13 * 14 * This software is provided 'as-is', without any express or implied 15 * warranty. In no event will the authors be held liable for any damages 16 * arising from the use of this software. 17 * 18 * Permission is granted to anyone to use this software for any purpose, 19 * including commercial applications, and to alter it and redistribute it 20 * freely, subject to the following restrictions: 21 * 22 * 1. The origin of this software must not be misrepresented; you must not 23 * claim that you wrote the original software. If you use this software 24 * in a product, an acknowledgment in the product documentation would be 25 * appreciated but is not required. 26 * 2. Altered source versions must be plainly marked as such, and must not be 27 * misrepresented as being the original software. 28 * 3. This notice may not be removed or altered from any source distribution. 29 * 30 *****************************************************************************/ 31 #ifndef EFR32MG24B020F1536IM48_H 32 #define EFR32MG24B020F1536IM48_H 33 34 #ifdef __cplusplus 35 extern "C" { 36 #endif 37 38 /**************************************************************************//** 39 * @addtogroup Parts 40 * @{ 41 *****************************************************************************/ 42 43 /**************************************************************************//** 44 * @defgroup EFR32MG24B020F1536IM48 EFR32MG24B020F1536IM48 45 * @{ 46 *****************************************************************************/ 47 48 /** Interrupt Number Definition */ 49 typedef enum IRQn{ 50 /****** Cortex-M Processor Exceptions Numbers ******************************************/ 51 NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M Non Maskable Interrupt */ 52 HardFault_IRQn = -13, /*!< -13 Cortex-M Hard Fault Interrupt */ 53 MemoryManagement_IRQn = -12, /*!< -12 Cortex-M Memory Management Interrupt */ 54 BusFault_IRQn = -11, /*!< -11 Cortex-M Bus Fault Interrupt */ 55 UsageFault_IRQn = -10, /*!< -10 Cortex-M Usage Fault Interrupt */ 56 SVCall_IRQn = -5, /*!< -5 Cortex-M SV Call Interrupt */ 57 DebugMonitor_IRQn = -4, /*!< -4 Cortex-M Debug Monitor Interrupt */ 58 PendSV_IRQn = -2, /*!< -2 Cortex-M Pend SV Interrupt */ 59 SysTick_IRQn = -1, /*!< -1 Cortex-M System Tick Interrupt */ 60 61 /****** EFR32MG24 Peripheral Interrupt Numbers ******************************************/ 62 63 SMU_SECURE_IRQn = 0, /*!< 0 EFR32 SMU_SECURE Interrupt */ 64 SMU_S_PRIVILEGED_IRQn = 1, /*!< 1 EFR32 SMU_S_PRIVILEGED Interrupt */ 65 SMU_NS_PRIVILEGED_IRQn = 2, /*!< 2 EFR32 SMU_NS_PRIVILEGED Interrupt */ 66 EMU_IRQn = 3, /*!< 3 EFR32 EMU Interrupt */ 67 TIMER0_IRQn = 4, /*!< 4 EFR32 TIMER0 Interrupt */ 68 TIMER1_IRQn = 5, /*!< 5 EFR32 TIMER1 Interrupt */ 69 TIMER2_IRQn = 6, /*!< 6 EFR32 TIMER2 Interrupt */ 70 TIMER3_IRQn = 7, /*!< 7 EFR32 TIMER3 Interrupt */ 71 TIMER4_IRQn = 8, /*!< 8 EFR32 TIMER4 Interrupt */ 72 USART0_RX_IRQn = 9, /*!< 9 EFR32 USART0_RX Interrupt */ 73 USART0_TX_IRQn = 10, /*!< 10 EFR32 USART0_TX Interrupt */ 74 EUSART0_RX_IRQn = 11, /*!< 11 EFR32 EUSART0_RX Interrupt */ 75 EUSART0_TX_IRQn = 12, /*!< 12 EFR32 EUSART0_TX Interrupt */ 76 EUSART1_RX_IRQn = 13, /*!< 13 EFR32 EUSART1_RX Interrupt */ 77 EUSART1_TX_IRQn = 14, /*!< 14 EFR32 EUSART1_TX Interrupt */ 78 ICACHE0_IRQn = 16, /*!< 16 EFR32 ICACHE0 Interrupt */ 79 BURTC_IRQn = 17, /*!< 17 EFR32 BURTC Interrupt */ 80 LETIMER0_IRQn = 18, /*!< 18 EFR32 LETIMER0 Interrupt */ 81 SYSCFG_IRQn = 19, /*!< 19 EFR32 SYSCFG Interrupt */ 82 MPAHBRAM_IRQn = 20, /*!< 20 EFR32 MPAHBRAM Interrupt */ 83 LDMA_IRQn = 21, /*!< 21 EFR32 LDMA Interrupt */ 84 LFXO_IRQn = 22, /*!< 22 EFR32 LFXO Interrupt */ 85 LFRCO_IRQn = 23, /*!< 23 EFR32 LFRCO Interrupt */ 86 ULFRCO_IRQn = 24, /*!< 24 EFR32 ULFRCO Interrupt */ 87 GPIO_ODD_IRQn = 25, /*!< 25 EFR32 GPIO_ODD Interrupt */ 88 GPIO_EVEN_IRQn = 26, /*!< 26 EFR32 GPIO_EVEN Interrupt */ 89 I2C0_IRQn = 27, /*!< 27 EFR32 I2C0 Interrupt */ 90 I2C1_IRQn = 28, /*!< 28 EFR32 I2C1 Interrupt */ 91 EMUDG_IRQn = 29, /*!< 29 EFR32 EMUDG Interrupt */ 92 AGC_IRQn = 30, /*!< 30 EFR32 AGC Interrupt */ 93 BUFC_IRQn = 31, /*!< 31 EFR32 BUFC Interrupt */ 94 FRC_PRI_IRQn = 32, /*!< 32 EFR32 FRC_PRI Interrupt */ 95 FRC_IRQn = 33, /*!< 33 EFR32 FRC Interrupt */ 96 MODEM_IRQn = 34, /*!< 34 EFR32 MODEM Interrupt */ 97 PROTIMER_IRQn = 35, /*!< 35 EFR32 PROTIMER Interrupt */ 98 RAC_RSM_IRQn = 36, /*!< 36 EFR32 RAC_RSM Interrupt */ 99 RAC_SEQ_IRQn = 37, /*!< 37 EFR32 RAC_SEQ Interrupt */ 100 HOSTMAILBOX_IRQn = 38, /*!< 38 EFR32 HOSTMAILBOX Interrupt */ 101 SYNTH_IRQn = 39, /*!< 39 EFR32 SYNTH Interrupt */ 102 ACMP0_IRQn = 40, /*!< 40 EFR32 ACMP0 Interrupt */ 103 ACMP1_IRQn = 41, /*!< 41 EFR32 ACMP1 Interrupt */ 104 WDOG0_IRQn = 42, /*!< 42 EFR32 WDOG0 Interrupt */ 105 WDOG1_IRQn = 43, /*!< 43 EFR32 WDOG1 Interrupt */ 106 HFXO0_IRQn = 44, /*!< 44 EFR32 HFXO0 Interrupt */ 107 HFRCO0_IRQn = 45, /*!< 45 EFR32 HFRCO0 Interrupt */ 108 HFRCOEM23_IRQn = 46, /*!< 46 EFR32 HFRCOEM23 Interrupt */ 109 CMU_IRQn = 47, /*!< 47 EFR32 CMU Interrupt */ 110 AES_IRQn = 48, /*!< 48 EFR32 AES Interrupt */ 111 IADC_IRQn = 49, /*!< 49 EFR32 IADC Interrupt */ 112 MSC_IRQn = 50, /*!< 50 EFR32 MSC Interrupt */ 113 DPLL0_IRQn = 51, /*!< 51 EFR32 DPLL0 Interrupt */ 114 EMUEFP_IRQn = 52, /*!< 52 EFR32 EMUEFP Interrupt */ 115 DCDC_IRQn = 53, /*!< 53 EFR32 DCDC Interrupt */ 116 PCNT0_IRQn = 54, /*!< 54 EFR32 PCNT0 Interrupt */ 117 SW0_IRQn = 55, /*!< 55 EFR32 SW0 Interrupt */ 118 SW1_IRQn = 56, /*!< 56 EFR32 SW1 Interrupt */ 119 SW2_IRQn = 57, /*!< 57 EFR32 SW2 Interrupt */ 120 SW3_IRQn = 58, /*!< 58 EFR32 SW3 Interrupt */ 121 KERNEL0_IRQn = 59, /*!< 59 EFR32 KERNEL0 Interrupt */ 122 KERNEL1_IRQn = 60, /*!< 60 EFR32 KERNEL1 Interrupt */ 123 M33CTI0_IRQn = 61, /*!< 61 EFR32 M33CTI0 Interrupt */ 124 M33CTI1_IRQn = 62, /*!< 62 EFR32 M33CTI1 Interrupt */ 125 FPUEXH_IRQn = 63, /*!< 63 EFR32 FPUEXH Interrupt */ 126 SETAMPERHOST_IRQn = 64, /*!< 64 EFR32 SETAMPERHOST Interrupt */ 127 SEMBRX_IRQn = 65, /*!< 65 EFR32 SEMBRX Interrupt */ 128 SEMBTX_IRQn = 66, /*!< 66 EFR32 SEMBTX Interrupt */ 129 SYSRTC_APP_IRQn = 67, /*!< 67 EFR32 SYSRTC_APP Interrupt */ 130 SYSRTC_SEQ_IRQn = 68, /*!< 68 EFR32 SYSRTC_SEQ Interrupt */ 131 KEYSCAN_IRQn = 69, /*!< 69 EFR32 KEYSCAN Interrupt */ 132 RFECA0_IRQn = 70, /*!< 70 EFR32 RFECA0 Interrupt */ 133 RFECA1_IRQn = 71, /*!< 71 EFR32 RFECA1 Interrupt */ 134 VDAC0_IRQn = 72, /*!< 72 EFR32 VDAC0 Interrupt */ 135 VDAC1_IRQn = 73, /*!< 73 EFR32 VDAC1 Interrupt */ 136 AHB2AHB0_IRQn = 74, /*!< 74 EFR32 AHB2AHB0 Interrupt */ 137 AHB2AHB1_IRQn = 75, /*!< 75 EFR32 AHB2AHB1 Interrupt */ 138 } IRQn_Type; 139 140 /**************************************************************************//** 141 * @defgroup EFR32MG24B020F1536IM48_Core EFR32MG24B020F1536IM48 Core 142 * @{ 143 * @brief Processor and Core Peripheral Section 144 *****************************************************************************/ 145 146 #define __CM33_REV 0x0004U /**< Cortex-M33 Core revision */ 147 #define __DSP_PRESENT 1U /**< Presence of DSP */ 148 #define __FPU_PRESENT 1U /**< Presence of FPU */ 149 #define __MPU_PRESENT 1U /**< Presence of MPU */ 150 #define __SAUREGION_PRESENT 1U /**< Presence of FPU */ 151 #define __TZ_PRESENT 1U /**< Presence of TrustZone */ 152 #define __VTOR_PRESENT 1U /**< Presence of VTOR register in SCB */ 153 #define __NVIC_PRIO_BITS 4U /**< NVIC interrupt priority bits */ 154 #define __Vendor_SysTickConfig 0U /**< Is 1 if different SysTick counter is used */ 155 156 /** @} End of group EFR32MG24B020F1536IM48_Core */ 157 158 /**************************************************************************//** 159 * @defgroup EFR32MG24B020F1536IM48_Part EFR32MG24B020F1536IM48 Part 160 * @{ 161 ******************************************************************************/ 162 163 /** Part number */ 164 165 /* If part number is not defined as compiler option, define it */ 166 #if !defined(EFR32MG24B020F1536IM48) 167 #define EFR32MG24B020F1536IM48 1 /**< FULL Part */ 168 #endif 169 170 /** Configure part number */ 171 #define PART_NUMBER "EFR32MG24B020F1536IM48" /**< Part Number */ 172 173 /** Family / Line / Series / Config */ 174 #define _EFR32_MIGHTY_FAMILY 1 /** Device Family Name Identifier */ 175 #define _EFR32_MG_FAMILY 1 /** Device Family Identifier */ 176 #define _EFR_DEVICE 1 /** Product Line Identifier */ 177 #define _SILICON_LABS_32B_SERIES_2 /** Product Series Identifier */ 178 #define _SILICON_LABS_32B_SERIES 2 /** Product Series Identifier */ 179 #define _SILICON_LABS_32B_SERIES_2_CONFIG_4 /** Product Config Identifier */ 180 #define _SILICON_LABS_32B_SERIES_2_CONFIG 4 /** Product Config Identifier */ 181 #define _SILICON_LABS_GECKO_INTERNAL_SDID 215 /** Silicon Labs internal use only */ 182 #define _SILICON_LABS_GECKO_INTERNAL_SDID_215 /** Silicon Labs internal use only */ 183 #define _SILICON_LABS_SECURITY_FEATURE_SE 0 /** Mid */ 184 #define _SILICON_LABS_SECURITY_FEATURE_VAULT 1 /** High */ 185 #define _SILICON_LABS_SECURITY_FEATURE_ROT 2 /** Root Of Trust */ 186 #define _SILICON_LABS_SECURITY_FEATURE _SILICON_LABS_SECURITY_FEATURE_VAULT /** Security feature set */ 187 #define _SILICON_LABS_DCDC_FEATURE_NOTUSED 0 /** Not Used */ 188 #define _SILICON_LABS_DCDC_FEATURE_DCDC_BUCK 1 /** Includes Buck DCDC */ 189 #define _SILICON_LABS_DCDC_FEATURE_DCDC_BOOST 2 /** Includes Boost DCDC */ 190 #define _SILICON_LABS_DCDC_FEATURE_DCDC_BOB 3 /** Includes Buck or Boost DCDC */ 191 #define _SILICON_LABS_DCDC_FEATURE _SILICON_LABS_DCDC_FEATURE_DCDC_BUCK /** DCDC feature set */ 192 #define _SILICON_LABS_EFR32_RADIO_NONE 0 /** No radio present */ 193 #define _SILICON_LABS_EFR32_RADIO_SUBGHZ 1 /** Radio supports Sub-GHz */ 194 #define _SILICON_LABS_EFR32_RADIO_2G4HZ 2 /** Radio supports 2.4 GHz */ 195 #define _SILICON_LABS_EFR32_RADIO_DUALBAND 3 /** Radio supports dual band */ 196 #define _SILICON_LABS_EFR32_RADIO_TYPE _SILICON_LABS_EFR32_RADIO_2G4HZ /** Radio type */ 197 #define _SILICON_LABS_EFR32_2G4HZ_HP_PA_MAX_OUTPUT_DBM 20 /** Radio 2G4HZ HP PA output power */ 198 #define _SILICON_LABS_EFR32_2G4HZ_HP_PA_PRESENT /** Radio 2G4HZ HP PA is present */ 199 #define LFRCO_PRECISION_MODE 1 /** Precision mode of LFRCO enabled or disabled */ 200 201 /** Memory Base addresses and limits */ 202 #define FLASH_MEM_BASE (0x08000000UL) /** FLASH_MEM base address */ 203 #define FLASH_MEM_SIZE (0x00180000UL) /** FLASH_MEM available address space */ 204 #define FLASH_MEM_END (0x0817FFFFUL) /** FLASH_MEM end address */ 205 #define FLASH_MEM_BITS (0x15UL) /** FLASH_MEM used bits */ 206 #define MSC_FLASH_MEM_BASE (0x08000000UL) /** MSC_FLASH_MEM base address */ 207 #define MSC_FLASH_MEM_SIZE (0x00180000UL) /** MSC_FLASH_MEM available address space */ 208 #define MSC_FLASH_MEM_END (0x0817FFFFUL) /** MSC_FLASH_MEM end address */ 209 #define MSC_FLASH_MEM_BITS (0x15UL) /** MSC_FLASH_MEM used bits */ 210 #define MSC_FLASH_USERDATA_MEM_BASE (0x0FE00000UL) /** MSC_FLASH_USERDATA_MEM base address */ 211 #define MSC_FLASH_USERDATA_MEM_SIZE (0x00000400UL) /** MSC_FLASH_USERDATA_MEM available address space */ 212 #define MSC_FLASH_USERDATA_MEM_END (0x0FE003FFUL) /** MSC_FLASH_USERDATA_MEM end address */ 213 #define MSC_FLASH_USERDATA_MEM_BITS (0xBUL) /** MSC_FLASH_USERDATA_MEM used bits */ 214 #define USERDATA_BASE (0x0FE00000UL) /** USERDATA base address */ 215 #define USERDATA_SIZE (0x00000400UL) /** USERDATA available address space */ 216 #define USERDATA_END (0x0FE003FFUL) /** USERDATA end address */ 217 #define USERDATA_BITS (0xBUL) /** USERDATA used bits */ 218 #define MSC_FLASH_DEVINFO_MEM_BASE (0x0FE08000UL) /** MSC_FLASH_DEVINFO_MEM base address */ 219 #define MSC_FLASH_DEVINFO_MEM_SIZE (0x00000400UL) /** MSC_FLASH_DEVINFO_MEM available address space */ 220 #define MSC_FLASH_DEVINFO_MEM_END (0x0FE083FFUL) /** MSC_FLASH_DEVINFO_MEM end address */ 221 #define MSC_FLASH_DEVINFO_MEM_BITS (0xBUL) /** MSC_FLASH_DEVINFO_MEM used bits */ 222 #define MSC_FLASH_CHIPCONFIG_MEM_BASE (0x0FE08400UL) /** MSC_FLASH_CHIPCONFIG_MEM base address */ 223 #define MSC_FLASH_CHIPCONFIG_MEM_SIZE (0x00000600UL) /** MSC_FLASH_CHIPCONFIG_MEM available address space */ 224 #define MSC_FLASH_CHIPCONFIG_MEM_END (0x0FE089FFUL) /** MSC_FLASH_CHIPCONFIG_MEM end address */ 225 #define MSC_FLASH_CHIPCONFIG_MEM_BITS (0xBUL) /** MSC_FLASH_CHIPCONFIG_MEM used bits */ 226 #define DMEM_RAM0_RAM_MEM_BASE (0x20000000UL) /** DMEM_RAM0_RAM_MEM base address */ 227 #define DMEM_RAM0_RAM_MEM_SIZE (0x00040000UL) /** DMEM_RAM0_RAM_MEM available address space */ 228 #define DMEM_RAM0_RAM_MEM_END (0x2003FFFFUL) /** DMEM_RAM0_RAM_MEM end address */ 229 #define DMEM_RAM0_RAM_MEM_BITS (0x13UL) /** DMEM_RAM0_RAM_MEM used bits */ 230 #define RAM_MEM_BASE (0x20000000UL) /** RAM_MEM base address */ 231 #define RAM_MEM_SIZE (0x00040000UL) /** RAM_MEM available address space */ 232 #define RAM_MEM_END (0x2003FFFFUL) /** RAM_MEM end address */ 233 #define RAM_MEM_BITS (0x13UL) /** RAM_MEM used bits */ 234 #define RDMEM_SEQRAM_S_MEM_BASE (0xA0000000UL) /** RDMEM_SEQRAM_S_MEM base address */ 235 #define RDMEM_SEQRAM_S_MEM_SIZE (0x00004000UL) /** RDMEM_SEQRAM_S_MEM available address space */ 236 #define RDMEM_SEQRAM_S_MEM_END (0xA0003FFFUL) /** RDMEM_SEQRAM_S_MEM end address */ 237 #define RDMEM_SEQRAM_S_MEM_BITS (0xFUL) /** RDMEM_SEQRAM_S_MEM used bits */ 238 #define RDMEM_FRCRAM_S_MEM_BASE (0xA0004000UL) /** RDMEM_FRCRAM_S_MEM base address */ 239 #define RDMEM_FRCRAM_S_MEM_SIZE (0x00001000UL) /** RDMEM_FRCRAM_S_MEM available address space */ 240 #define RDMEM_FRCRAM_S_MEM_END (0xA0004FFFUL) /** RDMEM_FRCRAM_S_MEM end address */ 241 #define RDMEM_FRCRAM_S_MEM_BITS (0xDUL) /** RDMEM_FRCRAM_S_MEM used bits */ 242 #define RDMEM_SEQRAM_NS_MEM_BASE (0xB0000000UL) /** RDMEM_SEQRAM_NS_MEM base address */ 243 #define RDMEM_SEQRAM_NS_MEM_SIZE (0x00004000UL) /** RDMEM_SEQRAM_NS_MEM available address space */ 244 #define RDMEM_SEQRAM_NS_MEM_END (0xB0003FFFUL) /** RDMEM_SEQRAM_NS_MEM end address */ 245 #define RDMEM_SEQRAM_NS_MEM_BITS (0xFUL) /** RDMEM_SEQRAM_NS_MEM used bits */ 246 #define RDMEM_SEQRAM_SEQRAM_MEM_BASE (0xB0000000UL) /** RDMEM_SEQRAM_SEQRAM_MEM base address */ 247 #define RDMEM_SEQRAM_SEQRAM_MEM_SIZE (0x00004000UL) /** RDMEM_SEQRAM_SEQRAM_MEM available address space */ 248 #define RDMEM_SEQRAM_SEQRAM_MEM_END (0xB0003FFFUL) /** RDMEM_SEQRAM_SEQRAM_MEM end address */ 249 #define RDMEM_SEQRAM_SEQRAM_MEM_BITS (0xFUL) /** RDMEM_SEQRAM_SEQRAM_MEM used bits */ 250 #define RDMEM_FRCRAM_FRCRAM_MEM_BASE (0xB0004000UL) /** RDMEM_FRCRAM_FRCRAM_MEM base address */ 251 #define RDMEM_FRCRAM_FRCRAM_MEM_SIZE (0x00001000UL) /** RDMEM_FRCRAM_FRCRAM_MEM available address space */ 252 #define RDMEM_FRCRAM_FRCRAM_MEM_END (0xB0004FFFUL) /** RDMEM_FRCRAM_FRCRAM_MEM end address */ 253 #define RDMEM_FRCRAM_FRCRAM_MEM_BITS (0xDUL) /** RDMEM_FRCRAM_FRCRAM_MEM used bits */ 254 #define RDMEM_FRCRAM_NS_MEM_BASE (0xB0004000UL) /** RDMEM_FRCRAM_NS_MEM base address */ 255 #define RDMEM_FRCRAM_NS_MEM_SIZE (0x00001000UL) /** RDMEM_FRCRAM_NS_MEM available address space */ 256 #define RDMEM_FRCRAM_NS_MEM_END (0xB0004FFFUL) /** RDMEM_FRCRAM_NS_MEM end address */ 257 #define RDMEM_FRCRAM_NS_MEM_BITS (0xDUL) /** RDMEM_FRCRAM_NS_MEM used bits */ 258 259 /** Flash and SRAM limits for EFR32MG24B020F1536IM48 */ 260 #define FLASH_BASE (0x08000000UL) /**< Flash Base Address */ 261 #define FLASH_SIZE (0x00180000UL) /**< Available Flash Memory */ 262 #define FLASH_PAGE_SIZE (0x00002000UL) /**< Flash Memory page size */ 263 #define SRAM_BASE (0x20000000UL) /**< SRAM Base Address */ 264 #define SRAM_SIZE (0x00040000UL) /**< Available SRAM Memory */ 265 #define DMA_CHAN_COUNT LDMA_CH_NUM /**< Number of DMA channels */ 266 #define EXT_IRQ_COUNT 76 /**< Number of External (NVIC) interrupts */ 267 268 /* GPIO Avalibility Info */ 269 #define GPIO_PA_INDEX 0U /**< Index of port PA */ 270 #define GPIO_PA_COUNT 10U /**< Number of pins on port PA */ 271 #define GPIO_PA_MASK (0x03FFUL) /**< Port PA pin mask */ 272 #define GPIO_PA_PIN0 1U /**< GPIO pin PA0 is present. */ 273 #define GPIO_PA_PIN1 1U /**< GPIO pin PA1 is present. */ 274 #define GPIO_PA_PIN2 1U /**< GPIO pin PA2 is present. */ 275 #define GPIO_PA_PIN3 1U /**< GPIO pin PA3 is present. */ 276 #define GPIO_PA_PIN4 1U /**< GPIO pin PA4 is present. */ 277 #define GPIO_PA_PIN5 1U /**< GPIO pin PA5 is present. */ 278 #define GPIO_PA_PIN6 1U /**< GPIO pin PA6 is present. */ 279 #define GPIO_PA_PIN7 1U /**< GPIO pin PA7 is present. */ 280 #define GPIO_PA_PIN8 1U /**< GPIO pin PA8 is present. */ 281 #define GPIO_PA_PIN9 1U /**< GPIO pin PA9 is present. */ 282 #define GPIO_PB_INDEX 1U /**< Index of port PB */ 283 #define GPIO_PB_COUNT 6U /**< Number of pins on port PB */ 284 #define GPIO_PB_MASK (0x003FUL) /**< Port PB pin mask */ 285 #define GPIO_PB_PIN0 1U /**< GPIO pin PB0 is present. */ 286 #define GPIO_PB_PIN1 1U /**< GPIO pin PB1 is present. */ 287 #define GPIO_PB_PIN2 1U /**< GPIO pin PB2 is present. */ 288 #define GPIO_PB_PIN3 1U /**< GPIO pin PB3 is present. */ 289 #define GPIO_PB_PIN4 1U /**< GPIO pin PB4 is present. */ 290 #define GPIO_PB_PIN5 1U /**< GPIO pin PB5 is present. */ 291 #define GPIO_PC_INDEX 2U /**< Index of port PC */ 292 #define GPIO_PC_COUNT 10U /**< Number of pins on port PC */ 293 #define GPIO_PC_MASK (0x03FFUL) /**< Port PC pin mask */ 294 #define GPIO_PC_PIN0 1U /**< GPIO pin PC0 is present. */ 295 #define GPIO_PC_PIN1 1U /**< GPIO pin PC1 is present. */ 296 #define GPIO_PC_PIN2 1U /**< GPIO pin PC2 is present. */ 297 #define GPIO_PC_PIN3 1U /**< GPIO pin PC3 is present. */ 298 #define GPIO_PC_PIN4 1U /**< GPIO pin PC4 is present. */ 299 #define GPIO_PC_PIN5 1U /**< GPIO pin PC5 is present. */ 300 #define GPIO_PC_PIN6 1U /**< GPIO pin PC6 is present. */ 301 #define GPIO_PC_PIN7 1U /**< GPIO pin PC7 is present. */ 302 #define GPIO_PC_PIN8 1U /**< GPIO pin PC8 is present. */ 303 #define GPIO_PC_PIN9 1U /**< GPIO pin PC9 is present. */ 304 #define GPIO_PD_INDEX 3U /**< Index of port PD */ 305 #define GPIO_PD_COUNT 6U /**< Number of pins on port PD */ 306 #define GPIO_PD_MASK (0x003FUL) /**< Port PD pin mask */ 307 #define GPIO_PD_PIN0 1U /**< GPIO pin PD0 is present. */ 308 #define GPIO_PD_PIN1 1U /**< GPIO pin PD1 is present. */ 309 #define GPIO_PD_PIN2 1U /**< GPIO pin PD2 is present. */ 310 #define GPIO_PD_PIN3 1U /**< GPIO pin PD3 is present. */ 311 #define GPIO_PD_PIN4 1U /**< GPIO pin PD4 is present. */ 312 #define GPIO_PD_PIN5 1U /**< GPIO pin PD5 is present. */ 313 314 /* Fixed Resource Locations */ 315 #define GPIO_SWCLK_PORT GPIO_PA_INDEX /**< Port of SWCLK.*/ 316 #define GPIO_SWCLK_PIN 1U /**< Pin of SWCLK.*/ 317 #define GPIO_SWDIO_PORT GPIO_PA_INDEX /**< Port of SWDIO.*/ 318 #define GPIO_SWDIO_PIN 2U /**< Pin of SWDIO.*/ 319 #define GPIO_SWV_PORT GPIO_PA_INDEX /**< Port of SWV.*/ 320 #define GPIO_SWV_PIN 3U /**< Pin of SWV.*/ 321 #define GPIO_TDI_PORT GPIO_PA_INDEX /**< Port of TDI.*/ 322 #define GPIO_TDI_PIN 4U /**< Pin of TDI.*/ 323 #define GPIO_TDO_PORT GPIO_PA_INDEX /**< Port of TDO.*/ 324 #define GPIO_TDO_PIN 3U /**< Pin of TDO.*/ 325 #define GPIO_TRACECLK_PORT GPIO_PA_INDEX /**< Port of TRACECLK.*/ 326 #define GPIO_TRACECLK_PIN 4U /**< Pin of TRACECLK.*/ 327 #define GPIO_TRACEDATA0_PORT GPIO_PA_INDEX /**< Port of TRACEDATA0.*/ 328 #define GPIO_TRACEDATA0_PIN 3U /**< Pin of TRACEDATA0.*/ 329 #define GPIO_TRACEDATA1_PORT GPIO_PA_INDEX /**< Port of TRACEDATA1.*/ 330 #define GPIO_TRACEDATA1_PIN 5U /**< Pin of TRACEDATA1.*/ 331 #define GPIO_TRACEDATA2_PORT GPIO_PA_INDEX /**< Port of TRACEDATA2.*/ 332 #define GPIO_TRACEDATA2_PIN 6U /**< Pin of TRACEDATA2.*/ 333 #define GPIO_TRACEDATA3_PORT GPIO_PA_INDEX /**< Port of TRACEDATA3.*/ 334 #define GPIO_TRACEDATA3_PIN 7U /**< Pin of TRACEDATA3.*/ 335 #define GPIO_EFP_INT_PORT GPIO_PC_INDEX /**< Port of EFP_INT.*/ 336 #define GPIO_EFP_INT_PIN 5U /**< Pin of EFP_INT.*/ 337 #define GPIO_EFP_TX_SCL_PORT GPIO_PC_INDEX /**< Port of EFP_TX_SCL.*/ 338 #define GPIO_EFP_TX_SCL_PIN 2U /**< Pin of EFP_TX_SCL.*/ 339 #define GPIO_EFP_TX_SDA_PORT GPIO_PC_INDEX /**< Port of EFP_TX_SDA.*/ 340 #define GPIO_EFP_TX_SDA_PIN 1U /**< Pin of EFP_TX_SDA.*/ 341 #define GPIO_EM4WU0_PORT GPIO_PA_INDEX /**< Port of EM4WU0.*/ 342 #define GPIO_EM4WU0_PIN 5U /**< Pin of EM4WU0.*/ 343 #define GPIO_EM4WU10_PORT GPIO_PD_INDEX /**< Port of EM4WU10.*/ 344 #define GPIO_EM4WU10_PIN 5U /**< Pin of EM4WU10.*/ 345 #define GPIO_EM4WU3_PORT GPIO_PB_INDEX /**< Port of EM4WU3.*/ 346 #define GPIO_EM4WU3_PIN 1U /**< Pin of EM4WU3.*/ 347 #define GPIO_EM4WU4_PORT GPIO_PB_INDEX /**< Port of EM4WU4.*/ 348 #define GPIO_EM4WU4_PIN 3U /**< Pin of EM4WU4.*/ 349 #define GPIO_EM4WU6_PORT GPIO_PC_INDEX /**< Port of EM4WU6.*/ 350 #define GPIO_EM4WU6_PIN 0U /**< Pin of EM4WU6.*/ 351 #define GPIO_EM4WU7_PORT GPIO_PC_INDEX /**< Port of EM4WU7.*/ 352 #define GPIO_EM4WU7_PIN 5U /**< Pin of EM4WU7.*/ 353 #define GPIO_EM4WU8_PORT GPIO_PC_INDEX /**< Port of EM4WU8.*/ 354 #define GPIO_EM4WU8_PIN 7U /**< Pin of EM4WU8.*/ 355 #define GPIO_EM4WU9_PORT GPIO_PD_INDEX /**< Port of EM4WU9.*/ 356 #define GPIO_EM4WU9_PIN 2U /**< Pin of EM4WU9.*/ 357 #define GPIO_THMSW_EN_PORT GPIO_PC_INDEX /**< Port of THMSW_EN.*/ 358 #define GPIO_THMSW_EN_PIN 9U /**< Pin of THMSW_EN.*/ 359 #define GPIO_THMSW_HALFSWITCH_PORT GPIO_PC_INDEX /**< Port of THMSW_HALFSWITCH.*/ 360 #define GPIO_THMSW_HALFSWITCH_PIN 9U /**< Pin of THMSW_HALFSWITCH.*/ 361 #define LFXO_LFXTAL_I_PORT GPIO_PD_INDEX /**< Port of LFXTAL_I.*/ 362 #define LFXO_LFXTAL_I_PIN 1U /**< Pin of LFXTAL_I.*/ 363 #define LFXO_LFXTAL_O_PORT GPIO_PD_INDEX /**< Port of LFXTAL_O.*/ 364 #define LFXO_LFXTAL_O_PIN 0U /**< Pin of LFXTAL_O.*/ 365 #define LFXO_LF_EXTCLK_PORT GPIO_PD_INDEX /**< Port of LF_EXTCLK.*/ 366 #define LFXO_LF_EXTCLK_PIN 1U /**< Pin of LF_EXTCLK.*/ 367 #define VDAC0_CH0_MAIN_OUT_PORT GPIO_PB_INDEX /**< Port of CH0_MAIN_OUT.*/ 368 #define VDAC0_CH0_MAIN_OUT_PIN 0U /**< Pin of CH0_MAIN_OUT.*/ 369 #define VDAC0_CH1_MAIN_OUT_PORT GPIO_PB_INDEX /**< Port of CH1_MAIN_OUT.*/ 370 #define VDAC0_CH1_MAIN_OUT_PIN 1U /**< Pin of CH1_MAIN_OUT.*/ 371 #define VDAC1_CH0_MAIN_OUT_PORT GPIO_PB_INDEX /**< Port of CH0_MAIN_OUT.*/ 372 #define VDAC1_CH0_MAIN_OUT_PIN 2U /**< Pin of CH0_MAIN_OUT.*/ 373 #define VDAC1_CH1_MAIN_OUT_PORT GPIO_PB_INDEX /**< Port of CH1_MAIN_OUT.*/ 374 #define VDAC1_CH1_MAIN_OUT_PIN 3U /**< Pin of CH1_MAIN_OUT.*/ 375 376 /* Part number capabilities */ 377 #define ACMP_PRESENT /** ACMP is available in this part */ 378 #define ACMP_COUNT 2 /** 2 ACMPs available */ 379 #define BURAM_PRESENT /** BURAM is available in this part */ 380 #define BURAM_COUNT 1 /** 1 BURAMs available */ 381 #define BURTC_PRESENT /** BURTC is available in this part */ 382 #define BURTC_COUNT 1 /** 1 BURTCs available */ 383 #define CMU_PRESENT /** CMU is available in this part */ 384 #define CMU_COUNT 1 /** 1 CMUs available */ 385 #define DCDC_PRESENT /** DCDC is available in this part */ 386 #define DCDC_COUNT 1 /** 1 DCDCs available */ 387 #define DMEM_PRESENT /** DMEM is available in this part */ 388 #define DMEM_COUNT 1 /** 1 DMEMs available */ 389 #define DPLL_PRESENT /** DPLL is available in this part */ 390 #define DPLL_COUNT 1 /** 1 DPLLs available */ 391 #define EMU_PRESENT /** EMU is available in this part */ 392 #define EMU_COUNT 1 /** 1 EMUs available */ 393 #define EUSART_PRESENT /** EUSART is available in this part */ 394 #define EUSART_COUNT 2 /** 2 EUSARTs available */ 395 #define FSRCO_PRESENT /** FSRCO is available in this part */ 396 #define FSRCO_COUNT 1 /** 1 FSRCOs available */ 397 #define GPCRC_PRESENT /** GPCRC is available in this part */ 398 #define GPCRC_COUNT 1 /** 1 GPCRCs available */ 399 #define GPIO_PRESENT /** GPIO is available in this part */ 400 #define GPIO_COUNT 1 /** 1 GPIOs available */ 401 #define HFRCO_PRESENT /** HFRCO is available in this part */ 402 #define HFRCO_COUNT 1 /** 1 HFRCOs available */ 403 #define HFRCOEM23_PRESENT /** HFRCOEM23 is available in this part */ 404 #define HFRCOEM23_COUNT 1 /** 1 HFRCOEM23s available */ 405 #define HFXO_PRESENT /** HFXO is available in this part */ 406 #define HFXO_COUNT 1 /** 1 HFXOs available */ 407 #define HOSTMAILBOX_PRESENT /** HOSTMAILBOX is available in this part */ 408 #define HOSTMAILBOX_COUNT 1 /** 1 HOSTMAILBOXs available */ 409 #define I2C_PRESENT /** I2C is available in this part */ 410 #define I2C_COUNT 2 /** 2 I2Cs available */ 411 #define IADC_PRESENT /** IADC is available in this part */ 412 #define IADC_COUNT 1 /** 1 IADCs available */ 413 #define ICACHE_PRESENT /** ICACHE is available in this part */ 414 #define ICACHE_COUNT 1 /** 1 ICACHEs available */ 415 #define KEYSCAN_PRESENT /** KEYSCAN is available in this part */ 416 #define KEYSCAN_COUNT 1 /** 1 KEYSCANs available */ 417 #define LDMA_PRESENT /** LDMA is available in this part */ 418 #define LDMA_COUNT 1 /** 1 LDMAs available */ 419 #define LDMAXBAR_PRESENT /** LDMAXBAR is available in this part */ 420 #define LDMAXBAR_COUNT 1 /** 1 LDMAXBARs available */ 421 #define LETIMER_PRESENT /** LETIMER is available in this part */ 422 #define LETIMER_COUNT 1 /** 1 LETIMERs available */ 423 #define LFRCO_PRESENT /** LFRCO is available in this part */ 424 #define LFRCO_COUNT 1 /** 1 LFRCOs available */ 425 #define LFXO_PRESENT /** LFXO is available in this part */ 426 #define LFXO_COUNT 1 /** 1 LFXOs available */ 427 #define MSC_PRESENT /** MSC is available in this part */ 428 #define MSC_COUNT 1 /** 1 MSCs available */ 429 #define PCNT_PRESENT /** PCNT is available in this part */ 430 #define PCNT_COUNT 1 /** 1 PCNTs available */ 431 #define PRS_PRESENT /** PRS is available in this part */ 432 #define PRS_COUNT 1 /** 1 PRSs available */ 433 #define RADIOAES_PRESENT /** RADIOAES is available in this part */ 434 #define RADIOAES_COUNT 1 /** 1 RADIOAESs available */ 435 #define SCRATCHPAD_PRESENT /** SCRATCHPAD is available in this part */ 436 #define SCRATCHPAD_COUNT 1 /** 1 SCRATCHPADs available */ 437 #define SEMAILBOX_PRESENT /** SEMAILBOX is available in this part */ 438 #define SEMAILBOX_COUNT 1 /** 1 SEMAILBOXs available */ 439 #define SMU_PRESENT /** SMU is available in this part */ 440 #define SMU_COUNT 1 /** 1 SMUs available */ 441 #define SYSCFG_PRESENT /** SYSCFG is available in this part */ 442 #define SYSCFG_COUNT 1 /** 1 SYSCFGs available */ 443 #define SYSRTC_PRESENT /** SYSRTC is available in this part */ 444 #define SYSRTC_COUNT 1 /** 1 SYSRTCs available */ 445 #define TIMER_PRESENT /** TIMER is available in this part */ 446 #define TIMER_COUNT 5 /** 5 TIMERs available */ 447 #define ULFRCO_PRESENT /** ULFRCO is available in this part */ 448 #define ULFRCO_COUNT 1 /** 1 ULFRCOs available */ 449 #define USART_PRESENT /** USART is available in this part */ 450 #define USART_COUNT 1 /** 1 USARTs available */ 451 #define VDAC_PRESENT /** VDAC is available in this part */ 452 #define VDAC_COUNT 2 /** 2 VDACs available */ 453 #define WDOG_PRESENT /** WDOG is available in this part */ 454 #define WDOG_COUNT 2 /** 2 WDOGs available */ 455 #define DEVINFO_PRESENT /** DEVINFO is available in this part */ 456 #define DEVINFO_COUNT 1 /** 1 DEVINFOs available */ 457 458 /* Include standard ARM headers for the core */ 459 #include "core_cm33.h" /* Core Header File */ 460 #include "system_efr32mg24.h" /* System Header File */ 461 462 /** @} End of group EFR32MG24B020F1536IM48_Part */ 463 464 /**************************************************************************//** 465 * @defgroup EFR32MG24B020F1536IM48_Peripheral_TypeDefs EFR32MG24B020F1536IM48 Peripheral TypeDefs 466 * @{ 467 * @brief Device Specific Peripheral Register Structures 468 *****************************************************************************/ 469 #include "efr32mg24_scratchpad.h" 470 #include "efr32mg24_emu.h" 471 #include "efr32mg24_cmu.h" 472 #include "efr32mg24_hfrco.h" 473 #include "efr32mg24_fsrco.h" 474 #include "efr32mg24_dpll.h" 475 #include "efr32mg24_lfxo.h" 476 #include "efr32mg24_lfrco.h" 477 #include "efr32mg24_ulfrco.h" 478 #include "efr32mg24_msc.h" 479 #include "efr32mg24_icache.h" 480 #include "efr32mg24_prs.h" 481 #include "efr32mg24_gpio.h" 482 #include "efr32mg24_ldma.h" 483 #include "efr32mg24_ldmaxbar.h" 484 #include "efr32mg24_timer.h" 485 #include "efr32mg24_usart.h" 486 #include "efr32mg24_burtc.h" 487 #include "efr32mg24_i2c.h" 488 #include "efr32mg24_syscfg.h" 489 #include "efr32mg24_buram.h" 490 #include "efr32mg24_gpcrc.h" 491 #include "efr32mg24_dcdc.h" 492 #include "efr32mg24_mailbox.h" 493 #include "efr32mg24_eusart.h" 494 #include "efr32mg24_sysrtc.h" 495 #include "efr32mg24_keyscan.h" 496 #include "efr32mg24_mpahbram.h" 497 #include "efr32mg24_aes.h" 498 #include "efr32mg24_smu.h" 499 #include "efr32mg24_letimer.h" 500 #include "efr32mg24_iadc.h" 501 #include "efr32mg24_acmp.h" 502 #include "efr32mg24_vdac.h" 503 #include "efr32mg24_pcnt.h" 504 #include "efr32mg24_hfxo.h" 505 #include "efr32mg24_wdog.h" 506 #include "efr32mg24_semailbox.h" 507 #include "efr32mg24_devinfo.h" 508 509 /* Custom headers for LDMAXBAR and PRS mappings */ 510 #include "efr32mg24_prs_signals.h" 511 #include "efr32mg24_dma_descriptor.h" 512 #include "efr32mg24_ldmaxbar_defines.h" 513 514 /** @} End of group EFR32MG24B020F1536IM48_Peripheral_TypeDefs */ 515 516 /**************************************************************************//** 517 * @defgroup EFR32MG24B020F1536IM48_Peripheral_Base EFR32MG24B020F1536IM48 Peripheral Memory Map 518 * @{ 519 *****************************************************************************/ 520 521 #define SCRATCHPAD_S_BASE (0x40000000UL) /* SCRATCHPAD_S base address */ 522 #define EMU_S_BASE (0x40004000UL) /* EMU_S base address */ 523 #define CMU_S_BASE (0x40008000UL) /* CMU_S base address */ 524 #define HFRCO0_S_BASE (0x40010000UL) /* HFRCO0_S base address */ 525 #define FSRCO_S_BASE (0x40018000UL) /* FSRCO_S base address */ 526 #define DPLL0_S_BASE (0x4001C000UL) /* DPLL0_S base address */ 527 #define LFXO_S_BASE (0x40020000UL) /* LFXO_S base address */ 528 #define LFRCO_S_BASE (0x40024000UL) /* LFRCO_S base address */ 529 #define ULFRCO_S_BASE (0x40028000UL) /* ULFRCO_S base address */ 530 #define MSC_S_BASE (0x40030000UL) /* MSC_S base address */ 531 #define ICACHE0_S_BASE (0x40034000UL) /* ICACHE0_S base address */ 532 #define PRS_S_BASE (0x40038000UL) /* PRS_S base address */ 533 #define GPIO_S_BASE (0x4003C000UL) /* GPIO_S base address */ 534 #define LDMA_S_BASE (0x40040000UL) /* LDMA_S base address */ 535 #define LDMAXBAR_S_BASE (0x40044000UL) /* LDMAXBAR_S base address */ 536 #define TIMER0_S_BASE (0x40048000UL) /* TIMER0_S base address */ 537 #define TIMER1_S_BASE (0x4004C000UL) /* TIMER1_S base address */ 538 #define TIMER2_S_BASE (0x40050000UL) /* TIMER2_S base address */ 539 #define TIMER3_S_BASE (0x40054000UL) /* TIMER3_S base address */ 540 #define TIMER4_S_BASE (0x40058000UL) /* TIMER4_S base address */ 541 #define USART0_S_BASE (0x4005C000UL) /* USART0_S base address */ 542 #define BURTC_S_BASE (0x40064000UL) /* BURTC_S base address */ 543 #define I2C1_S_BASE (0x40068000UL) /* I2C1_S base address */ 544 #define SYSCFG_S_CFGNS_BASE (0x40078000UL) /* SYSCFG_S_CFGNS base address */ 545 #define SYSCFG_S_BASE (0x4007C000UL) /* SYSCFG_S base address */ 546 #define BURAM_S_BASE (0x40080000UL) /* BURAM_S base address */ 547 #define GPCRC_S_BASE (0x40088000UL) /* GPCRC_S base address */ 548 #define DCDC_S_BASE (0x40094000UL) /* DCDC_S base address */ 549 #define HOSTMAILBOX_S_BASE (0x40098000UL) /* HOSTMAILBOX_S base address */ 550 #define EUSART1_S_BASE (0x400A0000UL) /* EUSART1_S base address */ 551 #define SYSRTC0_S_BASE (0x400A8000UL) /* SYSRTC0_S base address */ 552 #define KEYSCAN_S_BASE (0x400B0000UL) /* KEYSCAN_S base address */ 553 #define DMEM_S_BASE (0x400B4000UL) /* DMEM_S base address */ 554 #define RADIOAES_S_BASE (0x44000000UL) /* RADIOAES_S base address */ 555 #define SMU_S_BASE (0x44008000UL) /* SMU_S base address */ 556 #define SMU_S_CFGNS_BASE (0x4400C000UL) /* SMU_S_CFGNS base address */ 557 #define LETIMER0_S_BASE (0x49000000UL) /* LETIMER0_S base address */ 558 #define IADC0_S_BASE (0x49004000UL) /* IADC0_S base address */ 559 #define ACMP0_S_BASE (0x49008000UL) /* ACMP0_S base address */ 560 #define ACMP1_S_BASE (0x4900C000UL) /* ACMP1_S base address */ 561 #define VDAC0_S_BASE (0x49024000UL) /* VDAC0_S base address */ 562 #define VDAC1_S_BASE (0x49028000UL) /* VDAC1_S base address */ 563 #define PCNT0_S_BASE (0x49030000UL) /* PCNT0_S base address */ 564 #define HFRCOEM23_S_BASE (0x4A000000UL) /* HFRCOEM23_S base address */ 565 #define HFXO0_S_BASE (0x4A004000UL) /* HFXO0_S base address */ 566 #define I2C0_S_BASE (0x4B000000UL) /* I2C0_S base address */ 567 #define WDOG0_S_BASE (0x4B004000UL) /* WDOG0_S base address */ 568 #define WDOG1_S_BASE (0x4B008000UL) /* WDOG1_S base address */ 569 #define EUSART0_S_BASE (0x4B010000UL) /* EUSART0_S base address */ 570 #define SEMAILBOX_S_HOST_BASE (0x4C000000UL) /* SEMAILBOX_S_HOST base address */ 571 #define SCRATCHPAD_NS_BASE (0x50000000UL) /* SCRATCHPAD_NS base address */ 572 #define EMU_NS_BASE (0x50004000UL) /* EMU_NS base address */ 573 #define CMU_NS_BASE (0x50008000UL) /* CMU_NS base address */ 574 #define HFRCO0_NS_BASE (0x50010000UL) /* HFRCO0_NS base address */ 575 #define FSRCO_NS_BASE (0x50018000UL) /* FSRCO_NS base address */ 576 #define DPLL0_NS_BASE (0x5001C000UL) /* DPLL0_NS base address */ 577 #define LFXO_NS_BASE (0x50020000UL) /* LFXO_NS base address */ 578 #define LFRCO_NS_BASE (0x50024000UL) /* LFRCO_NS base address */ 579 #define ULFRCO_NS_BASE (0x50028000UL) /* ULFRCO_NS base address */ 580 #define MSC_NS_BASE (0x50030000UL) /* MSC_NS base address */ 581 #define ICACHE0_NS_BASE (0x50034000UL) /* ICACHE0_NS base address */ 582 #define PRS_NS_BASE (0x50038000UL) /* PRS_NS base address */ 583 #define GPIO_NS_BASE (0x5003C000UL) /* GPIO_NS base address */ 584 #define LDMA_NS_BASE (0x50040000UL) /* LDMA_NS base address */ 585 #define LDMAXBAR_NS_BASE (0x50044000UL) /* LDMAXBAR_NS base address */ 586 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ 587 #define TIMER1_NS_BASE (0x5004C000UL) /* TIMER1_NS base address */ 588 #define TIMER2_NS_BASE (0x50050000UL) /* TIMER2_NS base address */ 589 #define TIMER3_NS_BASE (0x50054000UL) /* TIMER3_NS base address */ 590 #define TIMER4_NS_BASE (0x50058000UL) /* TIMER4_NS base address */ 591 #define USART0_NS_BASE (0x5005C000UL) /* USART0_NS base address */ 592 #define BURTC_NS_BASE (0x50064000UL) /* BURTC_NS base address */ 593 #define I2C1_NS_BASE (0x50068000UL) /* I2C1_NS base address */ 594 #define SYSCFG_NS_CFGNS_BASE (0x50078000UL) /* SYSCFG_NS_CFGNS base address */ 595 #define SYSCFG_NS_BASE (0x5007C000UL) /* SYSCFG_NS base address */ 596 #define BURAM_NS_BASE (0x50080000UL) /* BURAM_NS base address */ 597 #define GPCRC_NS_BASE (0x50088000UL) /* GPCRC_NS base address */ 598 #define DCDC_NS_BASE (0x50094000UL) /* DCDC_NS base address */ 599 #define HOSTMAILBOX_NS_BASE (0x50098000UL) /* HOSTMAILBOX_NS base address */ 600 #define EUSART1_NS_BASE (0x500A0000UL) /* EUSART1_NS base address */ 601 #define SYSRTC0_NS_BASE (0x500A8000UL) /* SYSRTC0_NS base address */ 602 #define KEYSCAN_NS_BASE (0x500B0000UL) /* KEYSCAN_NS base address */ 603 #define DMEM_NS_BASE (0x500B4000UL) /* DMEM_NS base address */ 604 #define RADIOAES_NS_BASE (0x54000000UL) /* RADIOAES_NS base address */ 605 #define SMU_NS_BASE (0x54008000UL) /* SMU_NS base address */ 606 #define SMU_NS_CFGNS_BASE (0x5400C000UL) /* SMU_NS_CFGNS base address */ 607 #define LETIMER0_NS_BASE (0x59000000UL) /* LETIMER0_NS base address */ 608 #define IADC0_NS_BASE (0x59004000UL) /* IADC0_NS base address */ 609 #define ACMP0_NS_BASE (0x59008000UL) /* ACMP0_NS base address */ 610 #define ACMP1_NS_BASE (0x5900C000UL) /* ACMP1_NS base address */ 611 #define VDAC0_NS_BASE (0x59024000UL) /* VDAC0_NS base address */ 612 #define VDAC1_NS_BASE (0x59028000UL) /* VDAC1_NS base address */ 613 #define PCNT0_NS_BASE (0x59030000UL) /* PCNT0_NS base address */ 614 #define HFRCOEM23_NS_BASE (0x5A000000UL) /* HFRCOEM23_NS base address */ 615 #define HFXO0_NS_BASE (0x5A004000UL) /* HFXO0_NS base address */ 616 #define I2C0_NS_BASE (0x5B000000UL) /* I2C0_NS base address */ 617 #define WDOG0_NS_BASE (0x5B004000UL) /* WDOG0_NS base address */ 618 #define WDOG1_NS_BASE (0x5B008000UL) /* WDOG1_NS base address */ 619 #define EUSART0_NS_BASE (0x5B010000UL) /* EUSART0_NS base address */ 620 #define SEMAILBOX_NS_HOST_BASE (0x5C000000UL) /* SEMAILBOX_NS_HOST base address */ 621 622 #if defined(SL_COMPONENT_CATALOG_PRESENT) 623 #include "sl_component_catalog.h" 624 625 #endif 626 #if defined(SL_CATALOG_TRUSTZONE_SECURE_CONFIG_PRESENT) 627 #include "sl_trustzone_secure_config.h" 628 629 #endif 630 631 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SCRATCHPAD_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SCRATCHPAD_S) && (SL_TRUSTZONE_PERIPHERAL_SCRATCHPAD_S != 0))) 632 #define SCRATCHPAD_BASE (SCRATCHPAD_S_BASE) /* SCRATCHPAD base address */ 633 #else 634 #define SCRATCHPAD_BASE (SCRATCHPAD_NS_BASE) /* SCRATCHPAD base address */ 635 #endif /* SL_TRUSTZONE_PERIPHERAL_SCRATCHPAD_S */ 636 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_EMU_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_EMU_S) && (SL_TRUSTZONE_PERIPHERAL_EMU_S != 0))) 637 #define EMU_BASE (EMU_S_BASE) /* EMU base address */ 638 #else 639 #define EMU_BASE (EMU_NS_BASE) /* EMU base address */ 640 #endif /* SL_TRUSTZONE_PERIPHERAL_EMU_S */ 641 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_CMU_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_CMU_S) && (SL_TRUSTZONE_PERIPHERAL_CMU_S != 0))) 642 #define CMU_BASE (CMU_S_BASE) /* CMU base address */ 643 #else 644 #define CMU_BASE (CMU_NS_BASE) /* CMU base address */ 645 #endif /* SL_TRUSTZONE_PERIPHERAL_CMU_S */ 646 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_HFRCO0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_HFRCO0_S) && (SL_TRUSTZONE_PERIPHERAL_HFRCO0_S != 0))) 647 #define HFRCO0_BASE (HFRCO0_S_BASE) /* HFRCO0 base address */ 648 #else 649 #define HFRCO0_BASE (HFRCO0_NS_BASE) /* HFRCO0 base address */ 650 #endif /* SL_TRUSTZONE_PERIPHERAL_HFRCO0_S */ 651 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_FSRCO_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_FSRCO_S) && (SL_TRUSTZONE_PERIPHERAL_FSRCO_S != 0))) 652 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ 653 #else 654 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ 655 #endif /* SL_TRUSTZONE_PERIPHERAL_FSRCO_S */ 656 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_DPLL0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_DPLL0_S) && (SL_TRUSTZONE_PERIPHERAL_DPLL0_S != 0))) 657 #define DPLL0_BASE (DPLL0_S_BASE) /* DPLL0 base address */ 658 #else 659 #define DPLL0_BASE (DPLL0_NS_BASE) /* DPLL0 base address */ 660 #endif /* SL_TRUSTZONE_PERIPHERAL_DPLL0_S */ 661 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_LFXO_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_LFXO_S) && (SL_TRUSTZONE_PERIPHERAL_LFXO_S != 0))) 662 #define LFXO_BASE (LFXO_S_BASE) /* LFXO base address */ 663 #else 664 #define LFXO_BASE (LFXO_NS_BASE) /* LFXO base address */ 665 #endif /* SL_TRUSTZONE_PERIPHERAL_LFXO_S */ 666 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_LFRCO_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_LFRCO_S) && (SL_TRUSTZONE_PERIPHERAL_LFRCO_S != 0))) 667 #define LFRCO_BASE (LFRCO_S_BASE) /* LFRCO base address */ 668 #else 669 #define LFRCO_BASE (LFRCO_NS_BASE) /* LFRCO base address */ 670 #endif /* SL_TRUSTZONE_PERIPHERAL_LFRCO_S */ 671 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_ULFRCO_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_ULFRCO_S) && (SL_TRUSTZONE_PERIPHERAL_ULFRCO_S != 0))) 672 #define ULFRCO_BASE (ULFRCO_S_BASE) /* ULFRCO base address */ 673 #else 674 #define ULFRCO_BASE (ULFRCO_NS_BASE) /* ULFRCO base address */ 675 #endif /* SL_TRUSTZONE_PERIPHERAL_ULFRCO_S */ 676 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_MSC_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_MSC_S) && (SL_TRUSTZONE_PERIPHERAL_MSC_S != 0))) 677 #define MSC_BASE (MSC_S_BASE) /* MSC base address */ 678 #else 679 #define MSC_BASE (MSC_NS_BASE) /* MSC base address */ 680 #endif /* SL_TRUSTZONE_PERIPHERAL_MSC_S */ 681 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_ICACHE0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_ICACHE0_S) && (SL_TRUSTZONE_PERIPHERAL_ICACHE0_S != 0))) 682 #define ICACHE0_BASE (ICACHE0_S_BASE) /* ICACHE0 base address */ 683 #else 684 #define ICACHE0_BASE (ICACHE0_NS_BASE) /* ICACHE0 base address */ 685 #endif /* SL_TRUSTZONE_PERIPHERAL_ICACHE0_S */ 686 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_PRS_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_PRS_S) && (SL_TRUSTZONE_PERIPHERAL_PRS_S != 0))) 687 #define PRS_BASE (PRS_S_BASE) /* PRS base address */ 688 #else 689 #define PRS_BASE (PRS_NS_BASE) /* PRS base address */ 690 #endif /* SL_TRUSTZONE_PERIPHERAL_PRS_S */ 691 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_GPIO_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_GPIO_S) && (SL_TRUSTZONE_PERIPHERAL_GPIO_S != 0))) 692 #define GPIO_BASE (GPIO_S_BASE) /* GPIO base address */ 693 #else 694 #define GPIO_BASE (GPIO_NS_BASE) /* GPIO base address */ 695 #endif /* SL_TRUSTZONE_PERIPHERAL_GPIO_S */ 696 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_LDMA_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_LDMA_S) && (SL_TRUSTZONE_PERIPHERAL_LDMA_S != 0))) 697 #define LDMA_BASE (LDMA_S_BASE) /* LDMA base address */ 698 #else 699 #define LDMA_BASE (LDMA_NS_BASE) /* LDMA base address */ 700 #endif /* SL_TRUSTZONE_PERIPHERAL_LDMA_S */ 701 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_LDMAXBAR_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_LDMAXBAR_S) && (SL_TRUSTZONE_PERIPHERAL_LDMAXBAR_S != 0))) 702 #define LDMAXBAR_BASE (LDMAXBAR_S_BASE) /* LDMAXBAR base address */ 703 #else 704 #define LDMAXBAR_BASE (LDMAXBAR_NS_BASE) /* LDMAXBAR base address */ 705 #endif /* SL_TRUSTZONE_PERIPHERAL_LDMAXBAR_S */ 706 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_TIMER0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_TIMER0_S) && (SL_TRUSTZONE_PERIPHERAL_TIMER0_S != 0))) 707 #define TIMER0_BASE (TIMER0_S_BASE) /* TIMER0 base address */ 708 #else 709 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */ 710 #endif /* SL_TRUSTZONE_PERIPHERAL_TIMER0_S */ 711 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_TIMER1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_TIMER1_S) && (SL_TRUSTZONE_PERIPHERAL_TIMER1_S != 0))) 712 #define TIMER1_BASE (TIMER1_S_BASE) /* TIMER1 base address */ 713 #else 714 #define TIMER1_BASE (TIMER1_NS_BASE) /* TIMER1 base address */ 715 #endif /* SL_TRUSTZONE_PERIPHERAL_TIMER1_S */ 716 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_TIMER2_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_TIMER2_S) && (SL_TRUSTZONE_PERIPHERAL_TIMER2_S != 0))) 717 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ 718 #else 719 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ 720 #endif /* SL_TRUSTZONE_PERIPHERAL_TIMER2_S */ 721 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_TIMER3_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_TIMER3_S) && (SL_TRUSTZONE_PERIPHERAL_TIMER3_S != 0))) 722 #define TIMER3_BASE (TIMER3_S_BASE) /* TIMER3 base address */ 723 #else 724 #define TIMER3_BASE (TIMER3_NS_BASE) /* TIMER3 base address */ 725 #endif /* SL_TRUSTZONE_PERIPHERAL_TIMER3_S */ 726 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_TIMER4_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_TIMER4_S) && (SL_TRUSTZONE_PERIPHERAL_TIMER4_S != 0))) 727 #define TIMER4_BASE (TIMER4_S_BASE) /* TIMER4 base address */ 728 #else 729 #define TIMER4_BASE (TIMER4_NS_BASE) /* TIMER4 base address */ 730 #endif /* SL_TRUSTZONE_PERIPHERAL_TIMER4_S */ 731 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_USART0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_USART0_S) && (SL_TRUSTZONE_PERIPHERAL_USART0_S != 0))) 732 #define USART0_BASE (USART0_S_BASE) /* USART0 base address */ 733 #else 734 #define USART0_BASE (USART0_NS_BASE) /* USART0 base address */ 735 #endif /* SL_TRUSTZONE_PERIPHERAL_USART0_S */ 736 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_BURTC_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_BURTC_S) && (SL_TRUSTZONE_PERIPHERAL_BURTC_S != 0))) 737 #define BURTC_BASE (BURTC_S_BASE) /* BURTC base address */ 738 #else 739 #define BURTC_BASE (BURTC_NS_BASE) /* BURTC base address */ 740 #endif /* SL_TRUSTZONE_PERIPHERAL_BURTC_S */ 741 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_I2C1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_I2C1_S) && (SL_TRUSTZONE_PERIPHERAL_I2C1_S != 0))) 742 #define I2C1_BASE (I2C1_S_BASE) /* I2C1 base address */ 743 #else 744 #define I2C1_BASE (I2C1_NS_BASE) /* I2C1 base address */ 745 #endif /* SL_TRUSTZONE_PERIPHERAL_I2C1_S */ 746 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SYSCFG_CFGNS_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SYSCFG_CFGNS_S) && (SL_TRUSTZONE_PERIPHERAL_SYSCFG_CFGNS_S != 0))) 747 #define SYSCFG_CFGNS_BASE (SYSCFG_S_CFGNS_BASE) /* SYSCFG_CFGNS base address */ 748 #else 749 #define SYSCFG_CFGNS_BASE (SYSCFG_NS_CFGNS_BASE) /* SYSCFG_CFGNS base address */ 750 #endif /* SL_TRUSTZONE_PERIPHERAL_SYSCFG_CFGNS_S */ 751 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SYSCFG_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SYSCFG_S) && (SL_TRUSTZONE_PERIPHERAL_SYSCFG_S != 0))) 752 #define SYSCFG_BASE (SYSCFG_S_BASE) /* SYSCFG base address */ 753 #else 754 #define SYSCFG_BASE (SYSCFG_NS_BASE) /* SYSCFG base address */ 755 #endif /* SL_TRUSTZONE_PERIPHERAL_SYSCFG_S */ 756 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_BURAM_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_BURAM_S) && (SL_TRUSTZONE_PERIPHERAL_BURAM_S != 0))) 757 #define BURAM_BASE (BURAM_S_BASE) /* BURAM base address */ 758 #else 759 #define BURAM_BASE (BURAM_NS_BASE) /* BURAM base address */ 760 #endif /* SL_TRUSTZONE_PERIPHERAL_BURAM_S */ 761 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_GPCRC_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_GPCRC_S) && (SL_TRUSTZONE_PERIPHERAL_GPCRC_S != 0))) 762 #define GPCRC_BASE (GPCRC_S_BASE) /* GPCRC base address */ 763 #else 764 #define GPCRC_BASE (GPCRC_NS_BASE) /* GPCRC base address */ 765 #endif /* SL_TRUSTZONE_PERIPHERAL_GPCRC_S */ 766 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_DCDC_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_DCDC_S) && (SL_TRUSTZONE_PERIPHERAL_DCDC_S != 0))) 767 #define DCDC_BASE (DCDC_S_BASE) /* DCDC base address */ 768 #else 769 #define DCDC_BASE (DCDC_NS_BASE) /* DCDC base address */ 770 #endif /* SL_TRUSTZONE_PERIPHERAL_DCDC_S */ 771 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_HOSTMAILBOX_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_HOSTMAILBOX_S) && (SL_TRUSTZONE_PERIPHERAL_HOSTMAILBOX_S != 0))) 772 #define HOSTMAILBOX_BASE (HOSTMAILBOX_S_BASE) /* HOSTMAILBOX base address */ 773 #else 774 #define HOSTMAILBOX_BASE (HOSTMAILBOX_NS_BASE) /* HOSTMAILBOX base address */ 775 #endif /* SL_TRUSTZONE_PERIPHERAL_HOSTMAILBOX_S */ 776 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_EUSART1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_EUSART1_S) && (SL_TRUSTZONE_PERIPHERAL_EUSART1_S != 0))) 777 #define EUSART1_BASE (EUSART1_S_BASE) /* EUSART1 base address */ 778 #else 779 #define EUSART1_BASE (EUSART1_NS_BASE) /* EUSART1 base address */ 780 #endif /* SL_TRUSTZONE_PERIPHERAL_EUSART1_S */ 781 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SYSRTC0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SYSRTC0_S) && (SL_TRUSTZONE_PERIPHERAL_SYSRTC0_S != 0))) 782 #define SYSRTC0_BASE (SYSRTC0_S_BASE) /* SYSRTC0 base address */ 783 #else 784 #define SYSRTC0_BASE (SYSRTC0_NS_BASE) /* SYSRTC0 base address */ 785 #endif /* SL_TRUSTZONE_PERIPHERAL_SYSRTC0_S */ 786 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_KEYSCAN_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_KEYSCAN_S) && (SL_TRUSTZONE_PERIPHERAL_KEYSCAN_S != 0))) 787 #define KEYSCAN_BASE (KEYSCAN_S_BASE) /* KEYSCAN base address */ 788 #else 789 #define KEYSCAN_BASE (KEYSCAN_NS_BASE) /* KEYSCAN base address */ 790 #endif /* SL_TRUSTZONE_PERIPHERAL_KEYSCAN_S */ 791 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_DMEM_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_DMEM_S) && (SL_TRUSTZONE_PERIPHERAL_DMEM_S != 0))) 792 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ 793 #else 794 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ 795 #endif /* SL_TRUSTZONE_PERIPHERAL_DMEM_S */ 796 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_RADIOAES_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_RADIOAES_S) && (SL_TRUSTZONE_PERIPHERAL_RADIOAES_S != 0))) 797 #define RADIOAES_BASE (RADIOAES_S_BASE) /* RADIOAES base address */ 798 #else 799 #define RADIOAES_BASE (RADIOAES_NS_BASE) /* RADIOAES base address */ 800 #endif /* SL_TRUSTZONE_PERIPHERAL_RADIOAES_S */ 801 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SMU_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SMU_S) && (SL_TRUSTZONE_PERIPHERAL_SMU_S != 0))) 802 #define SMU_BASE (SMU_S_BASE) /* SMU base address */ 803 #else 804 #define SMU_BASE (SMU_S_BASE) /* SMU base address */ 805 #endif /* SL_TRUSTZONE_PERIPHERAL_SMU_S */ 806 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SMU_CFGNS_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SMU_CFGNS_S) && (SL_TRUSTZONE_PERIPHERAL_SMU_CFGNS_S != 0))) 807 #define SMU_CFGNS_BASE (SMU_S_CFGNS_BASE) /* SMU_CFGNS base address */ 808 #else 809 #define SMU_CFGNS_BASE (SMU_NS_CFGNS_BASE) /* SMU_CFGNS base address */ 810 #endif /* SL_TRUSTZONE_PERIPHERAL_SMU_CFGNS_S */ 811 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_LETIMER0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_LETIMER0_S) && (SL_TRUSTZONE_PERIPHERAL_LETIMER0_S != 0))) 812 #define LETIMER0_BASE (LETIMER0_S_BASE) /* LETIMER0 base address */ 813 #else 814 #define LETIMER0_BASE (LETIMER0_NS_BASE) /* LETIMER0 base address */ 815 #endif /* SL_TRUSTZONE_PERIPHERAL_LETIMER0_S */ 816 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_IADC0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_IADC0_S) && (SL_TRUSTZONE_PERIPHERAL_IADC0_S != 0))) 817 #define IADC0_BASE (IADC0_S_BASE) /* IADC0 base address */ 818 #else 819 #define IADC0_BASE (IADC0_NS_BASE) /* IADC0 base address */ 820 #endif /* SL_TRUSTZONE_PERIPHERAL_IADC0_S */ 821 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_ACMP0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_ACMP0_S) && (SL_TRUSTZONE_PERIPHERAL_ACMP0_S != 0))) 822 #define ACMP0_BASE (ACMP0_S_BASE) /* ACMP0 base address */ 823 #else 824 #define ACMP0_BASE (ACMP0_NS_BASE) /* ACMP0 base address */ 825 #endif /* SL_TRUSTZONE_PERIPHERAL_ACMP0_S */ 826 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_ACMP1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_ACMP1_S) && (SL_TRUSTZONE_PERIPHERAL_ACMP1_S != 0))) 827 #define ACMP1_BASE (ACMP1_S_BASE) /* ACMP1 base address */ 828 #else 829 #define ACMP1_BASE (ACMP1_NS_BASE) /* ACMP1 base address */ 830 #endif /* SL_TRUSTZONE_PERIPHERAL_ACMP1_S */ 831 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_VDAC0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_VDAC0_S) && (SL_TRUSTZONE_PERIPHERAL_VDAC0_S != 0))) 832 #define VDAC0_BASE (VDAC0_S_BASE) /* VDAC0 base address */ 833 #else 834 #define VDAC0_BASE (VDAC0_NS_BASE) /* VDAC0 base address */ 835 #endif /* SL_TRUSTZONE_PERIPHERAL_VDAC0_S */ 836 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_VDAC1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_VDAC1_S) && (SL_TRUSTZONE_PERIPHERAL_VDAC1_S != 0))) 837 #define VDAC1_BASE (VDAC1_S_BASE) /* VDAC1 base address */ 838 #else 839 #define VDAC1_BASE (VDAC1_NS_BASE) /* VDAC1 base address */ 840 #endif /* SL_TRUSTZONE_PERIPHERAL_VDAC1_S */ 841 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_PCNT0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_PCNT0_S) && (SL_TRUSTZONE_PERIPHERAL_PCNT0_S != 0))) 842 #define PCNT0_BASE (PCNT0_S_BASE) /* PCNT0 base address */ 843 #else 844 #define PCNT0_BASE (PCNT0_NS_BASE) /* PCNT0 base address */ 845 #endif /* SL_TRUSTZONE_PERIPHERAL_PCNT0_S */ 846 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_HFRCOEM23_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_HFRCOEM23_S) && (SL_TRUSTZONE_PERIPHERAL_HFRCOEM23_S != 0))) 847 #define HFRCOEM23_BASE (HFRCOEM23_S_BASE) /* HFRCOEM23 base address */ 848 #else 849 #define HFRCOEM23_BASE (HFRCOEM23_NS_BASE) /* HFRCOEM23 base address */ 850 #endif /* SL_TRUSTZONE_PERIPHERAL_HFRCOEM23_S */ 851 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_HFXO0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_HFXO0_S) && (SL_TRUSTZONE_PERIPHERAL_HFXO0_S != 0))) 852 #define HFXO0_BASE (HFXO0_S_BASE) /* HFXO0 base address */ 853 #else 854 #define HFXO0_BASE (HFXO0_NS_BASE) /* HFXO0 base address */ 855 #endif /* SL_TRUSTZONE_PERIPHERAL_HFXO0_S */ 856 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_I2C0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_I2C0_S) && (SL_TRUSTZONE_PERIPHERAL_I2C0_S != 0))) 857 #define I2C0_BASE (I2C0_S_BASE) /* I2C0 base address */ 858 #else 859 #define I2C0_BASE (I2C0_NS_BASE) /* I2C0 base address */ 860 #endif /* SL_TRUSTZONE_PERIPHERAL_I2C0_S */ 861 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_WDOG0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_WDOG0_S) && (SL_TRUSTZONE_PERIPHERAL_WDOG0_S != 0))) 862 #define WDOG0_BASE (WDOG0_S_BASE) /* WDOG0 base address */ 863 #else 864 #define WDOG0_BASE (WDOG0_NS_BASE) /* WDOG0 base address */ 865 #endif /* SL_TRUSTZONE_PERIPHERAL_WDOG0_S */ 866 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_WDOG1_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_WDOG1_S) && (SL_TRUSTZONE_PERIPHERAL_WDOG1_S != 0))) 867 #define WDOG1_BASE (WDOG1_S_BASE) /* WDOG1 base address */ 868 #else 869 #define WDOG1_BASE (WDOG1_NS_BASE) /* WDOG1 base address */ 870 #endif /* SL_TRUSTZONE_PERIPHERAL_WDOG1_S */ 871 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_EUSART0_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_EUSART0_S) && (SL_TRUSTZONE_PERIPHERAL_EUSART0_S != 0))) 872 #define EUSART0_BASE (EUSART0_S_BASE) /* EUSART0 base address */ 873 #else 874 #define EUSART0_BASE (EUSART0_NS_BASE) /* EUSART0 base address */ 875 #endif /* SL_TRUSTZONE_PERIPHERAL_EUSART0_S */ 876 #if ((defined(SL_TRUSTZONE_SECURE) && !defined(SL_TRUSTZONE_PERIPHERAL_SEMAILBOX_HOST_S)) || (defined(SL_TRUSTZONE_PERIPHERAL_SEMAILBOX_HOST_S) && (SL_TRUSTZONE_PERIPHERAL_SEMAILBOX_HOST_S != 0))) 877 #define SEMAILBOX_HOST_BASE (SEMAILBOX_S_HOST_BASE) /* SEMAILBOX_HOST base address */ 878 #else 879 #define SEMAILBOX_HOST_BASE (SEMAILBOX_S_HOST_BASE) /* SEMAILBOX_HOST base address */ 880 #endif /* SL_TRUSTZONE_PERIPHERAL_SEMAILBOX_HOST_S */ 881 882 #define DEVINFO_BASE (0x0FE08000UL) /* DEVINFO base address */ 883 /** @} End of group EFR32MG24B020F1536IM48_Peripheral_Base */ 884 885 /**************************************************************************//** 886 * @defgroup EFR32MG24B020F1536IM48_Peripheral_Declaration EFR32MG24B020F1536IM48 Peripheral Declarations Map 887 * @{ 888 *****************************************************************************/ 889 890 #define SCRATCHPAD_S ((SCRATCHPAD_TypeDef *) SCRATCHPAD_S_BASE) /**< SCRATCHPAD_S base pointer */ 891 #define EMU_S ((EMU_TypeDef *) EMU_S_BASE) /**< EMU_S base pointer */ 892 #define CMU_S ((CMU_TypeDef *) CMU_S_BASE) /**< CMU_S base pointer */ 893 #define HFRCO0_S ((HFRCO_TypeDef *) HFRCO0_S_BASE) /**< HFRCO0_S base pointer */ 894 #define FSRCO_S ((FSRCO_TypeDef *) FSRCO_S_BASE) /**< FSRCO_S base pointer */ 895 #define DPLL0_S ((DPLL_TypeDef *) DPLL0_S_BASE) /**< DPLL0_S base pointer */ 896 #define LFXO_S ((LFXO_TypeDef *) LFXO_S_BASE) /**< LFXO_S base pointer */ 897 #define LFRCO_S ((LFRCO_TypeDef *) LFRCO_S_BASE) /**< LFRCO_S base pointer */ 898 #define ULFRCO_S ((ULFRCO_TypeDef *) ULFRCO_S_BASE) /**< ULFRCO_S base pointer */ 899 #define MSC_S ((MSC_TypeDef *) MSC_S_BASE) /**< MSC_S base pointer */ 900 #define ICACHE0_S ((ICACHE_TypeDef *) ICACHE0_S_BASE) /**< ICACHE0_S base pointer */ 901 #define PRS_S ((PRS_TypeDef *) PRS_S_BASE) /**< PRS_S base pointer */ 902 #define GPIO_S ((GPIO_TypeDef *) GPIO_S_BASE) /**< GPIO_S base pointer */ 903 #define LDMA_S ((LDMA_TypeDef *) LDMA_S_BASE) /**< LDMA_S base pointer */ 904 #define LDMAXBAR_S ((LDMAXBAR_TypeDef *) LDMAXBAR_S_BASE) /**< LDMAXBAR_S base pointer */ 905 #define TIMER0_S ((TIMER_TypeDef *) TIMER0_S_BASE) /**< TIMER0_S base pointer */ 906 #define TIMER1_S ((TIMER_TypeDef *) TIMER1_S_BASE) /**< TIMER1_S base pointer */ 907 #define TIMER2_S ((TIMER_TypeDef *) TIMER2_S_BASE) /**< TIMER2_S base pointer */ 908 #define TIMER3_S ((TIMER_TypeDef *) TIMER3_S_BASE) /**< TIMER3_S base pointer */ 909 #define TIMER4_S ((TIMER_TypeDef *) TIMER4_S_BASE) /**< TIMER4_S base pointer */ 910 #define USART0_S ((USART_TypeDef *) USART0_S_BASE) /**< USART0_S base pointer */ 911 #define BURTC_S ((BURTC_TypeDef *) BURTC_S_BASE) /**< BURTC_S base pointer */ 912 #define I2C1_S ((I2C_TypeDef *) I2C1_S_BASE) /**< I2C1_S base pointer */ 913 #define SYSCFG_S_CFGNS ((SYSCFG_CFGNS_TypeDef *) SYSCFG_S_CFGNS_BASE) /**< SYSCFG_S_CFGNS base pointer */ 914 #define SYSCFG_S ((SYSCFG_TypeDef *) SYSCFG_S_BASE) /**< SYSCFG_S base pointer */ 915 #define BURAM_S ((BURAM_TypeDef *) BURAM_S_BASE) /**< BURAM_S base pointer */ 916 #define GPCRC_S ((GPCRC_TypeDef *) GPCRC_S_BASE) /**< GPCRC_S base pointer */ 917 #define DCDC_S ((DCDC_TypeDef *) DCDC_S_BASE) /**< DCDC_S base pointer */ 918 #define HOSTMAILBOX_S ((MAILBOX_TypeDef *) HOSTMAILBOX_S_BASE) /**< HOSTMAILBOX_S base pointer */ 919 #define EUSART1_S ((EUSART_TypeDef *) EUSART1_S_BASE) /**< EUSART1_S base pointer */ 920 #define SYSRTC0_S ((SYSRTC_TypeDef *) SYSRTC0_S_BASE) /**< SYSRTC0_S base pointer */ 921 #define KEYSCAN_S ((KEYSCAN_TypeDef *) KEYSCAN_S_BASE) /**< KEYSCAN_S base pointer */ 922 #define DMEM_S ((MPAHBRAM_TypeDef *) DMEM_S_BASE) /**< DMEM_S base pointer */ 923 #define RADIOAES_S ((AES_TypeDef *) RADIOAES_S_BASE) /**< RADIOAES_S base pointer */ 924 #define SMU_S ((SMU_TypeDef *) SMU_S_BASE) /**< SMU_S base pointer */ 925 #define SMU_S_CFGNS ((SMU_CFGNS_TypeDef *) SMU_S_CFGNS_BASE) /**< SMU_S_CFGNS base pointer */ 926 #define LETIMER0_S ((LETIMER_TypeDef *) LETIMER0_S_BASE) /**< LETIMER0_S base pointer */ 927 #define IADC0_S ((IADC_TypeDef *) IADC0_S_BASE) /**< IADC0_S base pointer */ 928 #define ACMP0_S ((ACMP_TypeDef *) ACMP0_S_BASE) /**< ACMP0_S base pointer */ 929 #define ACMP1_S ((ACMP_TypeDef *) ACMP1_S_BASE) /**< ACMP1_S base pointer */ 930 #define VDAC0_S ((VDAC_TypeDef *) VDAC0_S_BASE) /**< VDAC0_S base pointer */ 931 #define VDAC1_S ((VDAC_TypeDef *) VDAC1_S_BASE) /**< VDAC1_S base pointer */ 932 #define PCNT0_S ((PCNT_TypeDef *) PCNT0_S_BASE) /**< PCNT0_S base pointer */ 933 #define HFRCOEM23_S ((HFRCO_TypeDef *) HFRCOEM23_S_BASE) /**< HFRCOEM23_S base pointer */ 934 #define HFXO0_S ((HFXO_TypeDef *) HFXO0_S_BASE) /**< HFXO0_S base pointer */ 935 #define I2C0_S ((I2C_TypeDef *) I2C0_S_BASE) /**< I2C0_S base pointer */ 936 #define WDOG0_S ((WDOG_TypeDef *) WDOG0_S_BASE) /**< WDOG0_S base pointer */ 937 #define WDOG1_S ((WDOG_TypeDef *) WDOG1_S_BASE) /**< WDOG1_S base pointer */ 938 #define EUSART0_S ((EUSART_TypeDef *) EUSART0_S_BASE) /**< EUSART0_S base pointer */ 939 #define SEMAILBOX_S_HOST ((SEMAILBOX_HOST_TypeDef *) SEMAILBOX_S_HOST_BASE) /**< SEMAILBOX_S_HOST base pointer */ 940 #define SCRATCHPAD_NS ((SCRATCHPAD_TypeDef *) SCRATCHPAD_NS_BASE) /**< SCRATCHPAD_NS base pointer */ 941 #define EMU_NS ((EMU_TypeDef *) EMU_NS_BASE) /**< EMU_NS base pointer */ 942 #define CMU_NS ((CMU_TypeDef *) CMU_NS_BASE) /**< CMU_NS base pointer */ 943 #define HFRCO0_NS ((HFRCO_TypeDef *) HFRCO0_NS_BASE) /**< HFRCO0_NS base pointer */ 944 #define FSRCO_NS ((FSRCO_TypeDef *) FSRCO_NS_BASE) /**< FSRCO_NS base pointer */ 945 #define DPLL0_NS ((DPLL_TypeDef *) DPLL0_NS_BASE) /**< DPLL0_NS base pointer */ 946 #define LFXO_NS ((LFXO_TypeDef *) LFXO_NS_BASE) /**< LFXO_NS base pointer */ 947 #define LFRCO_NS ((LFRCO_TypeDef *) LFRCO_NS_BASE) /**< LFRCO_NS base pointer */ 948 #define ULFRCO_NS ((ULFRCO_TypeDef *) ULFRCO_NS_BASE) /**< ULFRCO_NS base pointer */ 949 #define MSC_NS ((MSC_TypeDef *) MSC_NS_BASE) /**< MSC_NS base pointer */ 950 #define ICACHE0_NS ((ICACHE_TypeDef *) ICACHE0_NS_BASE) /**< ICACHE0_NS base pointer */ 951 #define PRS_NS ((PRS_TypeDef *) PRS_NS_BASE) /**< PRS_NS base pointer */ 952 #define GPIO_NS ((GPIO_TypeDef *) GPIO_NS_BASE) /**< GPIO_NS base pointer */ 953 #define LDMA_NS ((LDMA_TypeDef *) LDMA_NS_BASE) /**< LDMA_NS base pointer */ 954 #define LDMAXBAR_NS ((LDMAXBAR_TypeDef *) LDMAXBAR_NS_BASE) /**< LDMAXBAR_NS base pointer */ 955 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base pointer */ 956 #define TIMER1_NS ((TIMER_TypeDef *) TIMER1_NS_BASE) /**< TIMER1_NS base pointer */ 957 #define TIMER2_NS ((TIMER_TypeDef *) TIMER2_NS_BASE) /**< TIMER2_NS base pointer */ 958 #define TIMER3_NS ((TIMER_TypeDef *) TIMER3_NS_BASE) /**< TIMER3_NS base pointer */ 959 #define TIMER4_NS ((TIMER_TypeDef *) TIMER4_NS_BASE) /**< TIMER4_NS base pointer */ 960 #define USART0_NS ((USART_TypeDef *) USART0_NS_BASE) /**< USART0_NS base pointer */ 961 #define BURTC_NS ((BURTC_TypeDef *) BURTC_NS_BASE) /**< BURTC_NS base pointer */ 962 #define I2C1_NS ((I2C_TypeDef *) I2C1_NS_BASE) /**< I2C1_NS base pointer */ 963 #define SYSCFG_NS_CFGNS ((SYSCFG_CFGNS_TypeDef *) SYSCFG_NS_CFGNS_BASE) /**< SYSCFG_NS_CFGNS base pointer */ 964 #define SYSCFG_NS ((SYSCFG_TypeDef *) SYSCFG_NS_BASE) /**< SYSCFG_NS base pointer */ 965 #define BURAM_NS ((BURAM_TypeDef *) BURAM_NS_BASE) /**< BURAM_NS base pointer */ 966 #define GPCRC_NS ((GPCRC_TypeDef *) GPCRC_NS_BASE) /**< GPCRC_NS base pointer */ 967 #define DCDC_NS ((DCDC_TypeDef *) DCDC_NS_BASE) /**< DCDC_NS base pointer */ 968 #define HOSTMAILBOX_NS ((MAILBOX_TypeDef *) HOSTMAILBOX_NS_BASE) /**< HOSTMAILBOX_NS base pointer */ 969 #define EUSART1_NS ((EUSART_TypeDef *) EUSART1_NS_BASE) /**< EUSART1_NS base pointer */ 970 #define SYSRTC0_NS ((SYSRTC_TypeDef *) SYSRTC0_NS_BASE) /**< SYSRTC0_NS base pointer */ 971 #define KEYSCAN_NS ((KEYSCAN_TypeDef *) KEYSCAN_NS_BASE) /**< KEYSCAN_NS base pointer */ 972 #define DMEM_NS ((MPAHBRAM_TypeDef *) DMEM_NS_BASE) /**< DMEM_NS base pointer */ 973 #define RADIOAES_NS ((AES_TypeDef *) RADIOAES_NS_BASE) /**< RADIOAES_NS base pointer */ 974 #define SMU_NS ((SMU_TypeDef *) SMU_NS_BASE) /**< SMU_NS base pointer */ 975 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS base pointer */ 976 #define LETIMER0_NS ((LETIMER_TypeDef *) LETIMER0_NS_BASE) /**< LETIMER0_NS base pointer */ 977 #define IADC0_NS ((IADC_TypeDef *) IADC0_NS_BASE) /**< IADC0_NS base pointer */ 978 #define ACMP0_NS ((ACMP_TypeDef *) ACMP0_NS_BASE) /**< ACMP0_NS base pointer */ 979 #define ACMP1_NS ((ACMP_TypeDef *) ACMP1_NS_BASE) /**< ACMP1_NS base pointer */ 980 #define VDAC0_NS ((VDAC_TypeDef *) VDAC0_NS_BASE) /**< VDAC0_NS base pointer */ 981 #define VDAC1_NS ((VDAC_TypeDef *) VDAC1_NS_BASE) /**< VDAC1_NS base pointer */ 982 #define PCNT0_NS ((PCNT_TypeDef *) PCNT0_NS_BASE) /**< PCNT0_NS base pointer */ 983 #define HFRCOEM23_NS ((HFRCO_TypeDef *) HFRCOEM23_NS_BASE) /**< HFRCOEM23_NS base pointer */ 984 #define HFXO0_NS ((HFXO_TypeDef *) HFXO0_NS_BASE) /**< HFXO0_NS base pointer */ 985 #define I2C0_NS ((I2C_TypeDef *) I2C0_NS_BASE) /**< I2C0_NS base pointer */ 986 #define WDOG0_NS ((WDOG_TypeDef *) WDOG0_NS_BASE) /**< WDOG0_NS base pointer */ 987 #define WDOG1_NS ((WDOG_TypeDef *) WDOG1_NS_BASE) /**< WDOG1_NS base pointer */ 988 #define EUSART0_NS ((EUSART_TypeDef *) EUSART0_NS_BASE) /**< EUSART0_NS base pointer */ 989 #define SEMAILBOX_NS_HOST ((SEMAILBOX_HOST_TypeDef *) SEMAILBOX_NS_HOST_BASE) /**< SEMAILBOX_NS_HOST base pointer */ 990 #define SCRATCHPAD ((SCRATCHPAD_TypeDef *) SCRATCHPAD_BASE) /**< SCRATCHPAD base pointer */ 991 #define EMU ((EMU_TypeDef *) EMU_BASE) /**< EMU base pointer */ 992 #define CMU ((CMU_TypeDef *) CMU_BASE) /**< CMU base pointer */ 993 #define HFRCO0 ((HFRCO_TypeDef *) HFRCO0_BASE) /**< HFRCO0 base pointer */ 994 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base pointer */ 995 #define DPLL0 ((DPLL_TypeDef *) DPLL0_BASE) /**< DPLL0 base pointer */ 996 #define LFXO ((LFXO_TypeDef *) LFXO_BASE) /**< LFXO base pointer */ 997 #define LFRCO ((LFRCO_TypeDef *) LFRCO_BASE) /**< LFRCO base pointer */ 998 #define ULFRCO ((ULFRCO_TypeDef *) ULFRCO_BASE) /**< ULFRCO base pointer */ 999 #define MSC ((MSC_TypeDef *) MSC_BASE) /**< MSC base pointer */ 1000 #define ICACHE0 ((ICACHE_TypeDef *) ICACHE0_BASE) /**< ICACHE0 base pointer */ 1001 #define PRS ((PRS_TypeDef *) PRS_BASE) /**< PRS base pointer */ 1002 #define GPIO ((GPIO_TypeDef *) GPIO_BASE) /**< GPIO base pointer */ 1003 #define LDMA ((LDMA_TypeDef *) LDMA_BASE) /**< LDMA base pointer */ 1004 #define LDMAXBAR ((LDMAXBAR_TypeDef *) LDMAXBAR_BASE) /**< LDMAXBAR base pointer */ 1005 #define TIMER0 ((TIMER_TypeDef *) TIMER0_BASE) /**< TIMER0 base pointer */ 1006 #define TIMER1 ((TIMER_TypeDef *) TIMER1_BASE) /**< TIMER1 base pointer */ 1007 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */ 1008 #define TIMER3 ((TIMER_TypeDef *) TIMER3_BASE) /**< TIMER3 base pointer */ 1009 #define TIMER4 ((TIMER_TypeDef *) TIMER4_BASE) /**< TIMER4 base pointer */ 1010 #define USART0 ((USART_TypeDef *) USART0_BASE) /**< USART0 base pointer */ 1011 #define BURTC ((BURTC_TypeDef *) BURTC_BASE) /**< BURTC base pointer */ 1012 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) /**< I2C1 base pointer */ 1013 #define SYSCFG_CFGNS ((SYSCFG_CFGNS_TypeDef *) SYSCFG_CFGNS_BASE) /**< SYSCFG_CFGNS base pointer */ 1014 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) /**< SYSCFG base pointer */ 1015 #define BURAM ((BURAM_TypeDef *) BURAM_BASE) /**< BURAM base pointer */ 1016 #define GPCRC ((GPCRC_TypeDef *) GPCRC_BASE) /**< GPCRC base pointer */ 1017 #define DCDC ((DCDC_TypeDef *) DCDC_BASE) /**< DCDC base pointer */ 1018 #define HOSTMAILBOX ((MAILBOX_TypeDef *) HOSTMAILBOX_BASE) /**< HOSTMAILBOX base pointer */ 1019 #define EUSART1 ((EUSART_TypeDef *) EUSART1_BASE) /**< EUSART1 base pointer */ 1020 #define SYSRTC0 ((SYSRTC_TypeDef *) SYSRTC0_BASE) /**< SYSRTC0 base pointer */ 1021 #define KEYSCAN ((KEYSCAN_TypeDef *) KEYSCAN_BASE) /**< KEYSCAN base pointer */ 1022 #define DMEM ((MPAHBRAM_TypeDef *) DMEM_BASE) /**< DMEM base pointer */ 1023 #define RADIOAES ((AES_TypeDef *) RADIOAES_BASE) /**< RADIOAES base pointer */ 1024 #define SMU ((SMU_TypeDef *) SMU_BASE) /**< SMU base pointer */ 1025 #define SMU_CFGNS ((SMU_CFGNS_TypeDef *) SMU_CFGNS_BASE) /**< SMU_CFGNS base pointer */ 1026 #define LETIMER0 ((LETIMER_TypeDef *) LETIMER0_BASE) /**< LETIMER0 base pointer */ 1027 #define IADC0 ((IADC_TypeDef *) IADC0_BASE) /**< IADC0 base pointer */ 1028 #define ACMP0 ((ACMP_TypeDef *) ACMP0_BASE) /**< ACMP0 base pointer */ 1029 #define ACMP1 ((ACMP_TypeDef *) ACMP1_BASE) /**< ACMP1 base pointer */ 1030 #define VDAC0 ((VDAC_TypeDef *) VDAC0_BASE) /**< VDAC0 base pointer */ 1031 #define VDAC1 ((VDAC_TypeDef *) VDAC1_BASE) /**< VDAC1 base pointer */ 1032 #define PCNT0 ((PCNT_TypeDef *) PCNT0_BASE) /**< PCNT0 base pointer */ 1033 #define HFRCOEM23 ((HFRCO_TypeDef *) HFRCOEM23_BASE) /**< HFRCOEM23 base pointer */ 1034 #define HFXO0 ((HFXO_TypeDef *) HFXO0_BASE) /**< HFXO0 base pointer */ 1035 #define I2C0 ((I2C_TypeDef *) I2C0_BASE) /**< I2C0 base pointer */ 1036 #define WDOG0 ((WDOG_TypeDef *) WDOG0_BASE) /**< WDOG0 base pointer */ 1037 #define WDOG1 ((WDOG_TypeDef *) WDOG1_BASE) /**< WDOG1 base pointer */ 1038 #define EUSART0 ((EUSART_TypeDef *) EUSART0_BASE) /**< EUSART0 base pointer */ 1039 #define SEMAILBOX_HOST ((SEMAILBOX_HOST_TypeDef *) SEMAILBOX_HOST_BASE) /**< SEMAILBOX_HOST base pointer */ 1040 #define DEVINFO ((DEVINFO_TypeDef *) DEVINFO_BASE) /**< DEVINFO base pointer */ 1041 /** @} End of group EFR32MG24B020F1536IM48_Peripheral_Declaration */ 1042 1043 /**************************************************************************//** 1044 * @defgroup EFR32MG24B020F1536IM48_Peripheral_Parameters EFR32MG24B020F1536IM48 Peripheral Parameters 1045 * @{ 1046 * @brief Device peripheral parameter values 1047 *****************************************************************************/ 1048 1049 /* Common peripheral register block offsets. */ 1050 #define PER_REG_BLOCK_SET_OFFSET 0x1000UL /**< Offset to SET register block */ 1051 #define PER_REG_BLOCK_CLR_OFFSET 0x2000UL /**< Offset to CLEAR register block */ 1052 #define PER_REG_BLOCK_TGL_OFFSET 0x3000UL /**< Offset to TOGGLE register block */ 1053 #define DMEM_AHB_DATA_WIDTH 0x20UL /**> Data width of the AHB interface */ 1054 #define DMEM_BANK0_SIZE 0x4000UL /**> Bank0 size */ 1055 #define DMEM_BANK10_SIZE 0x4000UL /**> Bank10 size */ 1056 #define DMEM_BANK11_SIZE 0x4000UL /**> Bank11 size */ 1057 #define DMEM_BANK12_SIZE 0x4000UL /**> Bank12 size */ 1058 #define DMEM_BANK13_SIZE 0x4000UL /**> Bank13 size */ 1059 #define DMEM_BANK14_SIZE 0x4000UL /**> Bank14 size */ 1060 #define DMEM_BANK15_SIZE 0x4000UL /**> Bank15 size */ 1061 #define DMEM_BANK16_SIZE 0x0UL /**> Bank16 size */ 1062 #define DMEM_BANK17_SIZE 0x0UL /**> Bank17 size */ 1063 #define DMEM_BANK18_SIZE 0x0UL /**> Bank18 size */ 1064 #define DMEM_BANK19_SIZE 0x0UL /**> Bank19 size */ 1065 #define DMEM_BANK1_SIZE 0x4000UL /**> Bank1 size */ 1066 #define DMEM_BANK20_SIZE 0x0UL /**> Bank20 size */ 1067 #define DMEM_BANK21_SIZE 0x0UL /**> Bank21 size */ 1068 #define DMEM_BANK22_SIZE 0x0UL /**> Bank22 size */ 1069 #define DMEM_BANK23_SIZE 0x0UL /**> Bank23 size */ 1070 #define DMEM_BANK24_SIZE 0x0UL /**> Bank24 size */ 1071 #define DMEM_BANK25_SIZE 0x0UL /**> Bank25 size */ 1072 #define DMEM_BANK26_SIZE 0x0UL /**> Bank26 size */ 1073 #define DMEM_BANK27_SIZE 0x0UL /**> Bank27 size */ 1074 #define DMEM_BANK28_SIZE 0x0UL /**> Bank28 size */ 1075 #define DMEM_BANK29_SIZE 0x0UL /**> Bank29 size */ 1076 #define DMEM_BANK2_SIZE 0x4000UL /**> Bank2 size */ 1077 #define DMEM_BANK30_SIZE 0x0UL /**> Bank30 size */ 1078 #define DMEM_BANK31_SIZE 0x0UL /**> Bank31 size */ 1079 #define DMEM_BANK3_SIZE 0x4000UL /**> Bank3 size */ 1080 #define DMEM_BANK4_SIZE 0x4000UL /**> Bank4 size */ 1081 #define DMEM_BANK5_SIZE 0x4000UL /**> Bank5 size */ 1082 #define DMEM_BANK6_SIZE 0x4000UL /**> Bank6 size */ 1083 #define DMEM_BANK7_SIZE 0x4000UL /**> Bank7 size */ 1084 #define DMEM_BANK8_SIZE 0x4000UL /**> Bank8 size */ 1085 #define DMEM_BANK9_SIZE 0x4000UL /**> Bank9 size */ 1086 #define DMEM_ECC_EXCLUDE 0x0UL /**> ECC exclude */ 1087 #define DMEM_MEM_SIZE 0x40000UL /**> Total memory size */ 1088 #define DMEM_NUM_BANKS 0x10UL /**> Number of physical SRAM banks */ 1089 #define DMEM_NUM_PORTS 0x4UL /**> Number of AHB slave ports */ 1090 #define DMEM_NUM_PORTS_IS_2 0x0UL /**> Boolean indicating if NUM_PORTS=2 */ 1091 #define DMEM_WAITSTATE_EXCLUDE 0x0UL /**> Waitstate exclude */ 1092 #define CMU_EXCLUDELCD 0x1UL /**> Exclude LCD */ 1093 #define CMU_EXCLUDELESENSE 0x1UL /**> Exclude LESENSE */ 1094 #define HFRCO0_EM23ONDEMAND 0x0UL /**> EM23 On Demand */ 1095 #define HFRCO0_EXCLUDEEM23ONDEMAND 0x1UL /**> Exclude EM23 On Demand */ 1096 #define LFXO_NO_CTUNE 0x0UL /**> CTUNE Not Present */ 1097 #define LFXO_CTUNE 0x1UL /**> CTUNE Present */ 1098 #define MSC_CDA_PRESENT 0x0UL /**> */ 1099 #define MSC_FDIO_WIDTH 0x40UL /**> None */ 1100 #define MSC_FLASHADDRBITS 0x15UL /**> None */ 1101 #define MSC_FLASHBLOCKADDRBITS 0x15UL /**> None */ 1102 #define MSC_FLASH_BLOCK_INFO_PCOUNT 0x2UL /**> None */ 1103 #define MSC_FLASH_BLOCK_MAIN_PCOUNT 0xD0UL /**> */ 1104 #define MSC_INFOADDRBITS 0xEUL /**> None */ 1105 #define MSC_INFOBLOCKADDRBITS 0xEUL /**> None */ 1106 #define MSC_INFO_PSIZE_BITS 0xDUL /**> None */ 1107 #define MSC_MAIN_PSIZE_BITS 0xDUL /**> None */ 1108 #define MSC_REDUNDANCY 0x2UL /**> None */ 1109 #define MSC_ROOTMAIN_PRESENT 0x1UL /**> */ 1110 #define MSC_UD_PRESENT 0x1UL /**> */ 1111 #define MSC_YADDRBITS 0x6UL /**> */ 1112 #define ICACHE0_AHB_LITE 0x0UL /**> AHB Lite */ 1113 #define ICACHE0_CACHEABLE_SIZE 0x180000UL /**> Cache Size */ 1114 #define ICACHE0_CACHEABLE_START 0x8000000UL /**> Cache Start */ 1115 #define ICACHE0_DEFAULT_OFF 0x0UL /**> Default off */ 1116 #define ICACHE0_FLASH_SIZE 0x180000UL /**> Flash size */ 1117 #define ICACHE0_FLASH_START 0x8000000UL /**> Flash start */ 1118 #define ICACHE0_LOOPCACHE_MEM_ADDR_BITS 0x3UL /**> Loopcache Memory Address bits */ 1119 #define ICACHE0_LOOPCACHE_STICKINESS_BITS 0x4UL /**> Loopcache Stickiness bits */ 1120 #define ICACHE0_PARITY_BITS 0x1UL /**> Use Parity */ 1121 #define ICACHE0_PC_BITS 0x20UL /**> Performance Counter bits */ 1122 #define ICACHE0_PIPE_STAGE 0x1UL /**> Pipeline Stage */ 1123 #define ICACHE0_RAM_ADDR_BITS 0x0UL /**> RAM Address bits */ 1124 #define ICACHE0_RAM_DATA_BITS 0x0UL /**> RAM Data bits */ 1125 #define ICACHE0_SET_BITS 0x7UL /**> Set bits */ 1126 #define ICACHE0_USE_HREADY_GATING 0x1UL /**> Use HREADY gating */ 1127 #define ICACHE0_USE_IDLE_GATING 0x1UL /**> Use IDLE gating */ 1128 #define ICACHE0_USE_LOOPCACHE 0x1UL /**> Use Loopcache */ 1129 #define ICACHE0_WAY_BITS 0x1UL /**> Way bits */ 1130 #define ICACHE0_WORDS_PER_BLOCK 0x0UL /**> Words Per Block */ 1131 #define ICACHE0_WPB_BITS 0x1UL /**> Words Per Block bits */ 1132 #define ICACHE0_WPL_BITS 0x3UL /**> Words Per Line bits */ 1133 #define PRS_ASYNC_CH_NUM 0x10UL /**> None */ 1134 #define PRS_PRSSEL_WIDTH 0x4UL /**> New Param */ 1135 #define PRS_SPRSSEL_WIDTH 0x2UL /**> New Param */ 1136 #define PRS_SYNC_CH_NUM 0x4UL /**> None */ 1137 #define GPIO_MODE_WIDTH 0x4UL /**> Mode Width */ 1138 #define GPIO_NUM_EM4_WU 0xCUL /**> New Param */ 1139 #define GPIO_NUM_EVEN_PA 0x5UL /**> Num of even pins port A */ 1140 #define GPIO_NUM_EVEN_PB 0x3UL /**> Num of even pins port B */ 1141 #define GPIO_NUM_EVEN_PC 0x5UL /**> Num of even pins port C */ 1142 #define GPIO_NUM_EVEN_PD 0x3UL /**> Num of even pins port D */ 1143 #define GPIO_NUM_EXT_INT 0xCUL /**> New Param */ 1144 #define GPIO_NUM_EXT_INT_L 0x8UL /**> New Param */ 1145 #define GPIO_NUM_EXT_INT_U 0x4UL /**> New Param */ 1146 #define GPIO_NUM_EXT_INT_U_ZERO 0x0UL /**> New Param */ 1147 #define GPIO_NUM_ODD_PA 0x5UL /**> Num of odd pins port A */ 1148 #define GPIO_NUM_ODD_PB 0x3UL /**> Num of odd pins port B */ 1149 #define GPIO_NUM_ODD_PC 0x5UL /**> Num of odd pins port C */ 1150 #define GPIO_NUM_ODD_PD 0x3UL /**> Num of odd pins port D */ 1151 #define GPIO_PINSEL_WIDTH 0x4UL /**> Route config pin select width */ 1152 #define GPIO_PORTSEL_WIDTH 0x2UL /**> Route config port select width */ 1153 #define GPIO_PORT_A_WIDTH 0xAUL /**> Port A Width */ 1154 #define GPIO_PORT_A_WIDTH_ZERO 0x0UL /**> Port A Width is Zero */ 1155 #define GPIO_PORT_A_WL 0x8UL /**> New Param */ 1156 #define GPIO_PORT_A_WU 0x2UL /**> New Param */ 1157 #define GPIO_PORT_A_WU_ZERO 0x0UL /**> New Param */ 1158 #define GPIO_PORT_B_WIDTH 0x6UL /**> Port B Width */ 1159 #define GPIO_PORT_B_WIDTH_ZERO 0x0UL /**> Port B Width is Zero */ 1160 #define GPIO_PORT_B_WL 0x6UL /**> New Param */ 1161 #define GPIO_PORT_B_WU 0x0UL /**> New Param */ 1162 #define GPIO_PORT_B_WU_ZERO 0x1UL /**> New Param */ 1163 #define GPIO_PORT_C_WIDTH 0xAUL /**> Port C Width */ 1164 #define GPIO_PORT_C_WIDTH_ZERO 0x0UL /**> Port C Width is Zero */ 1165 #define GPIO_PORT_C_WL 0x8UL /**> New Param */ 1166 #define GPIO_PORT_C_WU 0x2UL /**> New Param */ 1167 #define GPIO_PORT_C_WU_ZERO 0x0UL /**> New Param */ 1168 #define GPIO_PORT_D_WIDTH 0x6UL /**> Port D Width */ 1169 #define GPIO_PORT_D_WIDTH_ZERO 0x0UL /**> Port D Width is Zero */ 1170 #define GPIO_PORT_D_WL 0x6UL /**> New Param */ 1171 #define GPIO_PORT_D_WU 0x0UL /**> New Param */ 1172 #define GPIO_PORT_D_WU_ZERO 0x1UL /**> New Param */ 1173 #define GPIO_SLEWRATE_WIDTH 0x3UL /**> Slew Rate Width Param */ 1174 #define LDMA_CH_BITS 0x5UL /**> New Param */ 1175 #define LDMA_CH_NUM 0x8UL /**> New Param */ 1176 #define LDMA_FIFO_BITS 0x5UL /**> New Param */ 1177 #define LDMA_FIFO_DEPTH 0x10UL /**> New Param */ 1178 #define LDMAXBAR_CH_BITS 0x5UL /**> None */ 1179 #define LDMAXBAR_CH_NUM 0x8UL /**> None */ 1180 #define LDMAXBAR_SIGSEL_W 0x4UL /**> New Param */ 1181 #define LDMAXBAR_SOURCESEL_W 0x6UL /**> New Param */ 1182 #define TIMER0_CC_NUM 0x3UL /**> Number of Compare/Capture Channels */ 1183 #define TIMER0_CNTWIDTH 0x20UL /**> Counter Width */ 1184 #define TIMER0_DTI 0x1UL /**> Dead-time insertion enabled */ 1185 #define TIMER0_DTI_CC_NUM 0x3UL /**> Number of DTI Channels */ 1186 #define TIMER0_NO_DTI 0x0UL /**> */ 1187 #define TIMER1_CC_NUM 0x3UL /**> Number of Compare/Capture Channels */ 1188 #define TIMER1_CNTWIDTH 0x20UL /**> Counter Width */ 1189 #define TIMER1_DTI 0x1UL /**> Dead-time insertion enabled */ 1190 #define TIMER1_DTI_CC_NUM 0x3UL /**> Number of DTI Channels */ 1191 #define TIMER1_NO_DTI 0x0UL /**> */ 1192 #define TIMER2_CC_NUM 0x3UL /**> Number of Compare/Capture Channels */ 1193 #define TIMER2_CNTWIDTH 0x10UL /**> Counter Width */ 1194 #define TIMER2_DTI 0x1UL /**> Dead-time insertion enabled */ 1195 #define TIMER2_DTI_CC_NUM 0x3UL /**> Number of DTI Channels */ 1196 #define TIMER2_NO_DTI 0x0UL /**> */ 1197 #define TIMER3_CC_NUM 0x3UL /**> Number of Compare/Capture Channels */ 1198 #define TIMER3_CNTWIDTH 0x10UL /**> Counter Width */ 1199 #define TIMER3_DTI 0x1UL /**> Dead-time insertion enabled */ 1200 #define TIMER3_DTI_CC_NUM 0x3UL /**> Number of DTI Channels */ 1201 #define TIMER3_NO_DTI 0x0UL /**> */ 1202 #define TIMER4_CC_NUM 0x3UL /**> Number of Compare/Capture Channels */ 1203 #define TIMER4_CNTWIDTH 0x10UL /**> Counter Width */ 1204 #define TIMER4_DTI 0x1UL /**> Dead-time insertion enabled */ 1205 #define TIMER4_DTI_CC_NUM 0x3UL /**> Number of DTI Channels */ 1206 #define TIMER4_NO_DTI 0x0UL /**> */ 1207 #define USART0_AUTOTX_REG 0x1UL /**> None */ 1208 #define USART0_AUTOTX_REG_B 0x0UL /**> None */ 1209 #define USART0_AUTOTX_TRIGGER 0x1UL /**> None */ 1210 #define USART0_AUTOTX_TRIGGER_B 0x0UL /**> New Param */ 1211 #define USART0_CLK_PRS 0x1UL /**> None */ 1212 #define USART0_CLK_PRS_B 0x0UL /**> New Param */ 1213 #define USART0_FLOW_CONTROL 0x1UL /**> None */ 1214 #define USART0_FLOW_CONTROL_B 0x0UL /**> New Param */ 1215 #define USART0_I2S 0x1UL /**> None */ 1216 #define USART0_I2S_B 0x0UL /**> New Param */ 1217 #define USART0_IRDA_AVAILABLE 0x1UL /**> None */ 1218 #define USART0_IRDA_AVAILABLE_B 0x0UL /**> New Param */ 1219 #define USART0_MVDIS_FUNC 0x1UL /**> None */ 1220 #define USART0_MVDIS_FUNC_B 0x0UL /**> New Param */ 1221 #define USART0_RX_PRS 0x1UL /**> None */ 1222 #define USART0_RX_PRS_B 0x0UL /**> New Param */ 1223 #define USART0_SC_AVAILABLE 0x1UL /**> None */ 1224 #define USART0_SC_AVAILABLE_B 0x0UL /**> New Param */ 1225 #define USART0_SYNC_AVAILABLE 0x1UL /**> None */ 1226 #define USART0_SYNC_AVAILABLE_B 0x0UL /**> New Param */ 1227 #define USART0_SYNC_LATE_SAMPLE 0x1UL /**> None */ 1228 #define USART0_SYNC_LATE_SAMPLE_B 0x0UL /**> New Param */ 1229 #define USART0_TIMER 0x1UL /**> New Param */ 1230 #define USART0_TIMER_B 0x0UL /**> New Param */ 1231 #define BURTC_CNTWIDTH 0x20UL /**> None */ 1232 #define BURTC_PRECNT_WIDTH 0xFUL /**> */ 1233 #define I2C1_DELAY 0x7D0UL /**> Delay cell selection */ 1234 #define I2C1_DELAY_CHAIN_NUM 0x2UL /**> Number of delay chain */ 1235 #define SYSCFG_CHIP_FAMILY 0x3CUL /**> CHIP Family */ 1236 #define SYSCFG_DEMODRAM_INST_COUNT 0x2UL /**> */ 1237 #define SYSCFG_FRCRAM_INST_COUNT 0x1UL /**> */ 1238 #define SYSCFG_SEQRAM_INST_COUNT 0x2UL /**> None */ 1239 #define SYSCFG_SWINT_NUM 0x4UL /**> Software interupts */ 1240 #define DCDC_DRVSPEED_WIDTH 0x2UL /**> Drive Speed bitfield width */ 1241 #define DCDC_IPKVAL_WIDTH 0x4UL /**> Peak Current Setting bitfield Width */ 1242 #define DCDC_VCMPIBIAS_WIDTH 0x2UL /**> VCMP ibias bitfield width */ 1243 #define HOSTMAILBOX_NUM_MSGPTRS 0x4UL /**> */ 1244 #define EUSART1_EM2_CAPABLE 0x0UL /**> EM2 Capable instance */ 1245 #define EUSART1_NOT_EM2_CAPABLE 0x1UL /**> Not EM2 Capable instance */ 1246 #define SYSRTC0_GROUP0_ALTIRQDIS 0x1UL /**> Group 0 Alternate IRQ disable */ 1247 #define SYSRTC0_GROUP0_CAPDIS 0x0UL /**> Group 0 Capture disable */ 1248 #define SYSRTC0_GROUP0_CMP1DIS 0x0UL /**> Group 0 Compare1 disable */ 1249 #define SYSRTC0_GROUP0_DIS 0x0UL /**> Group 0 Disable */ 1250 #define SYSRTC0_GROUP0_ROOTDIS 0x1UL /**> Group 0 ROOT disable */ 1251 #define SYSRTC0_GROUP1_ALTIRQDIS 0x0UL /**> Group 1 Alternate IRQ disable */ 1252 #define SYSRTC0_GROUP1_CAPDIS 0x0UL /**> Group 1 Capture disable */ 1253 #define SYSRTC0_GROUP1_CMP1DIS 0x0UL /**> Group 1 Compare1 disable */ 1254 #define SYSRTC0_GROUP1_DIS 0x0UL /**> Group 1 Disable */ 1255 #define SYSRTC0_GROUP1_ROOTDIS 0x1UL /**> Group 1 ROOT disable */ 1256 #define SYSRTC0_GROUP2_ALTIRQDIS 0x1UL /**> Group 2 Alternate IRQ disable */ 1257 #define SYSRTC0_GROUP2_CAPDIS 0x1UL /**> Group 2 Capture disable */ 1258 #define SYSRTC0_GROUP2_CMP1DIS 0x1UL /**> Group 2 Compare1 disable */ 1259 #define SYSRTC0_GROUP2_DIS 0x0UL /**> Group 2 Disable */ 1260 #define SYSRTC0_GROUP2_ROOTDIS 0x0UL /**> Group 2 ROOT disable */ 1261 #define SYSRTC0_GROUP3_ALTIRQDIS 0x1UL /**> Group 3 Alternate IRQ disable */ 1262 #define SYSRTC0_GROUP3_CAPDIS 0x1UL /**> Group 3 Capture disable */ 1263 #define SYSRTC0_GROUP3_CMP1DIS 0x1UL /**> Group 3 Compare1 disable */ 1264 #define SYSRTC0_GROUP3_DIS 0x1UL /**> Group 3 Disable */ 1265 #define SYSRTC0_GROUP3_ROOTDIS 0x1UL /**> Group 3 ROOT disable */ 1266 #define SYSRTC0_GROUP4_ALTIRQDIS 0x1UL /**> Group 4 Alternate IRQ disable */ 1267 #define SYSRTC0_GROUP4_CAPDIS 0x1UL /**> Group 4 Capture disable */ 1268 #define SYSRTC0_GROUP4_CMP1DIS 0x1UL /**> Group 4 Compare1 disable */ 1269 #define SYSRTC0_GROUP4_DIS 0x1UL /**> Group 4 Disable */ 1270 #define SYSRTC0_GROUP4_ROOTDIS 0x1UL /**> Group 4 ROOT disable */ 1271 #define SYSRTC0_GROUP5_ALTIRQDIS 0x1UL /**> Group 5 Alternate IRQ disable */ 1272 #define SYSRTC0_GROUP5_CAPDIS 0x1UL /**> Group 5 Capture disable */ 1273 #define SYSRTC0_GROUP5_CMP1DIS 0x1UL /**> Group 5 Compare1 disable */ 1274 #define SYSRTC0_GROUP5_DIS 0x1UL /**> Group 5 Disable */ 1275 #define SYSRTC0_GROUP5_ROOTDIS 0x1UL /**> Group 5 ROOT disable */ 1276 #define SYSRTC0_GROUP6_ALTIRQDIS 0x1UL /**> Group 6 Alternate IRQ disable */ 1277 #define SYSRTC0_GROUP6_CAPDIS 0x1UL /**> Group 6 Capture disable */ 1278 #define SYSRTC0_GROUP6_CMP1DIS 0x1UL /**> Group 6 Compare1 disable */ 1279 #define SYSRTC0_GROUP6_DIS 0x1UL /**> Group 6 Disable */ 1280 #define SYSRTC0_GROUP6_ROOTDIS 0x1UL /**> Group 6 ROOT disable */ 1281 #define SYSRTC0_GROUP7_ALTIRQDIS 0x1UL /**> Group 7 Alternate IRQ disable */ 1282 #define SYSRTC0_GROUP7_CAPDIS 0x1UL /**> Group 7 Capture disable */ 1283 #define SYSRTC0_GROUP7_CMP1DIS 0x1UL /**> Group 7 Compare1 disable */ 1284 #define SYSRTC0_GROUP7_DIS 0x1UL /**> Group 7 Disable */ 1285 #define SYSRTC0_GROUP7_ROOTDIS 0x1UL /**> Group 7 ROOT disable */ 1286 #define SYSRTC0_ROOTDIS 0x0UL /**> ROOT disable */ 1287 #define KEYSCAN_COLNUM 0x8UL /**> COLNUM */ 1288 #define KEYSCAN_COLWIDTH 0x3UL /**> COLWIDTH */ 1289 #define KEYSCAN_ROWNUM 0x6UL /**> ROWNUM */ 1290 #define RADIOAES_SIDECHANNEL_COUNTERMEASURES 0x1UL /**> Enable sidechannel counter measures */ 1291 #define SMU_NUM_BMPUS 0x9UL /**> Number of BMPUs */ 1292 #define SMU_NUM_PPU_PERIPHS 0x36UL /**> Number of PPU Peripherals */ 1293 #define SMU_NUM_PPU_PERIPHS_MOD_32 0x16UL /**> Number of PPU Peripherals (mod 32) */ 1294 #define SMU_NUM_PPU_PERIPHS_SUB_32 0x16UL /**> Number of PPU peripherals minus 32 */ 1295 #define SMU_PERIPHID_BITS 0x8UL /**> Bits used for Peripheral ID */ 1296 #define LETIMER0_CNT_WIDTH 0x18UL /**> Count Width */ 1297 #define IADC0_CONFIGNUM 0x2UL /**> CONFIG */ 1298 #define IADC0_FULLRANGEUNIPOLAR 0x0UL /**> FULLRANGEUNIPOLAR */ 1299 #define IADC0_SCANBYTES 0x1UL /**> SCANBYTES */ 1300 #define IADC0_ENTRIES 0x10UL /**> ENTRIES */ 1301 #define ACMP0_DAC_INPUT 0x1UL /**> None */ 1302 #define ACMP0_EXT_OVR_IF 0x1UL /**> None */ 1303 #define ACMP1_DAC_INPUT 0x1UL /**> None */ 1304 #define ACMP1_EXT_OVR_IF 0x1UL /**> None */ 1305 #define VDAC0_ALT_WIDTH 0x6UL /**> VOUT_AUX Out Width */ 1306 #define VDAC0_CH0_TRIG_LESENSE 0x0UL /**> CH0 Trig Source = LESENSE */ 1307 #define VDAC0_CH1_TRIG_LESENSE 0x0UL /**> CH1 Trig Source = LESENSE */ 1308 #define VDAC0_FIFO_DEPTH 0x4UL /**> WFIFO Depth */ 1309 #define VDAC0_INT_PRESC_WIDTH 0x7UL /**> Internal Prescaler Width */ 1310 #define VDAC0_RESOLUTION 0xCUL /**> DAC Resolution */ 1311 #define VDAC1_ALT_WIDTH 0x6UL /**> VOUT_AUX Out Width */ 1312 #define VDAC1_CH0_TRIG_LESENSE 0x0UL /**> CH0 Trig Source = LESENSE */ 1313 #define VDAC1_CH1_TRIG_LESENSE 0x0UL /**> CH1 Trig Source = LESENSE */ 1314 #define VDAC1_FIFO_DEPTH 0x4UL /**> WFIFO Depth */ 1315 #define VDAC1_INT_PRESC_WIDTH 0x7UL /**> Internal Prescaler Width */ 1316 #define VDAC1_RESOLUTION 0xCUL /**> DAC Resolution */ 1317 #define PCNT0_PCNT_WIDTH 0x10UL /**> None */ 1318 #define HFRCOEM23_EM23ONDEMAND 0x1UL /**> EM23 On Demand */ 1319 #define HFRCOEM23_EXCLUDEEM23ONDEMAND 0x0UL /**> Exclude EM23 On Demand */ 1320 #define HFXO0_BUFOUT 0x1UL /**> BUFOUT */ 1321 #define HFXO0_EXCLUDEBUFOUT 0x0UL /**> Exclude BUFOUT */ 1322 #define I2C0_DELAY 0x3E8UL /**> Delay cell selection */ 1323 #define I2C0_DELAY_CHAIN_NUM 0x2UL /**> Number of delay chain */ 1324 #define WDOG0_PCNUM 0x2UL /**> None */ 1325 #define WDOG1_PCNUM 0x2UL /**> None */ 1326 #define EUSART0_EM2_CAPABLE 0x1UL /**> EM2 Capable instance */ 1327 #define EUSART0_NOT_EM2_CAPABLE 0x0UL /**> Not EM2 Capable instance */ 1328 #define RDMEM_FRC_BANK0_SIZE 0x1000UL /**> FRC_RAM_BANK0_SIZE */ 1329 #define RDMEM_FRC_BANK1_SIZE 0x0UL /**> FRC_RAM_BANK1_SIZE */ 1330 #define RDMEM_FRC_BANK2_SIZE 0x0UL /**> FRC_RAM_BANK2_SIZE */ 1331 #define RDMEM_FRC_BANK3_SIZE 0x0UL /**> FRC_RAM_BANK3_SIZE */ 1332 #define RDMEM_FRC_BANK4_SIZE 0x0UL /**> FRC_RAM_BANK4_SIZE */ 1333 #define RDMEM_FRC_BANK5_SIZE 0x0UL /**> FRC_RAM_BANK5_SIZE */ 1334 #define RDMEM_FRC_BANK6_SIZE 0x0UL /**> FRC_RAM_BANK6_SIZE */ 1335 #define RDMEM_FRC_BANK7_SIZE 0x0UL /**> FRC_RAM_BANK7_SIZE */ 1336 #define RDMEM_FRC_NUM_BANK 0x1UL /**> FRC_NUM_BANK */ 1337 #define RDMEM_FRC_RAMADDRBITS 0xCUL /**> FRC RAM ADDRBITS */ 1338 #define RDMEM_FRC_RAMADDRMINBITS 0xCUL /**> FRC RAM address bits for one bank */ 1339 #define RDMEM_FRC_RAMECCADDR_WIDTH 0x20UL /**> FRC RAM ECC Address width */ 1340 #define RDMEM_FRC_RAM_BWE_WIDTH 0x27UL /**> FRCRAM BWE width */ 1341 #define RDMEM_FRC_RAM_DATA_WIDTH 0x27UL /**> FRC_RAM_DATA_WIDTH */ 1342 #define RDMEM_FRC_RAM_ECC_EN 0x1UL /**> FRC RAM ECCEN */ 1343 #define RDMEM_FRC_RAM_TOTAL_SIZE 0x1000UL /**> FRC_RAM_TOTAL_SIZE */ 1344 #define RDMEM_SEQ_BANK0_SIZE 0x2000UL /**> SEQ_RAM_BANK0_SIZE */ 1345 #define RDMEM_SEQ_BANK1_SIZE 0x2000UL /**> SEQ_RAM_BANK1_SIZE */ 1346 #define RDMEM_SEQ_BANK2_SIZE 0x0UL /**> SEQ_RAM_BANK2_SIZE */ 1347 #define RDMEM_SEQ_BANK3_SIZE 0x0UL /**> SEQ_RAM_BANK3_SIZE */ 1348 #define RDMEM_SEQ_BANK4_SIZE 0x0UL /**> SEQ_RAM_BANK4_SIZE */ 1349 #define RDMEM_SEQ_BANK5_SIZE 0x0UL /**> SEQ_RAM_BANK5_SIZE */ 1350 #define RDMEM_SEQ_BANK6_SIZE 0x0UL /**> SEQ_RAM_BANK6_SIZE */ 1351 #define RDMEM_SEQ_BANK7_SIZE 0x0UL /**> SEQ_RAM_BANK7_SIZE */ 1352 #define RDMEM_SEQ_NUM_BANK 0x2UL /**> SEQ_NUM_BANK */ 1353 #define RDMEM_SEQ_RAMADDRBITS 0xEUL /**> SEQ RAM ADDRBITS */ 1354 #define RDMEM_SEQ_RAMADDRMINBITS 0xDUL /**> SEQ RAM address bits for one bank */ 1355 #define RDMEM_SEQ_RAMECCADDR_WIDTH 0x20UL /**> SEQ RAM ECC Address width */ 1356 #define RDMEM_SEQ_RAM_BWE_WIDTH 0x27UL /**> SEQRAM BWE width */ 1357 #define RDMEM_SEQ_RAM_DATA_WIDTH 0x27UL /**> SEQ_RAM_DATA_WIDTH */ 1358 #define RDMEM_SEQ_RAM_ECC_EN 0x1UL /**> SEQ RAM ECCEN */ 1359 #define RDMEM_SEQ_RAM_TOTAL_SIZE 0x4000UL /**> SEQ_RAM_TOTAL_SIZE */ 1360 1361 /* Instance macros for ACMP */ 1362 #define ACMP(n) (((n) == 0) ? ACMP0 \ 1363 : ((n) == 1) ? ACMP1 \ 1364 : 0x0UL) 1365 #define ACMP_NUM(ref) (((ref) == ACMP0) ? 0 \ 1366 : ((ref) == ACMP1) ? 1 \ 1367 : -1) 1368 #define ACMP_DAC_INPUT(n) (((n) == 0) ? ACMP0_DAC_INPUT \ 1369 : ((n) == 1) ? ACMP1_DAC_INPUT \ 1370 : 0x0UL) 1371 #define ACMP_EXT_OVR_IF(n) (((n) == 0) ? ACMP0_EXT_OVR_IF \ 1372 : ((n) == 1) ? ACMP1_EXT_OVR_IF \ 1373 : 0x0UL) 1374 1375 /* Instance macros for EUSART */ 1376 #define EUSART(n) (((n) == 0) ? EUSART0 \ 1377 : ((n) == 1) ? EUSART1 \ 1378 : 0x0UL) 1379 #define EUSART_NUM(ref) (((ref) == EUSART0) ? 0 \ 1380 : ((ref) == EUSART1) ? 1 \ 1381 : -1) 1382 #define EUSART_EM2_CAPABLE(n) (((n) == 0) ? EUSART0_EM2_CAPABLE \ 1383 : ((n) == 1) ? EUSART1_EM2_CAPABLE \ 1384 : 0x0UL) 1385 #define EUSART_NOT_EM2_CAPABLE(n) (((n) == 0) ? EUSART0_NOT_EM2_CAPABLE \ 1386 : ((n) == 1) ? EUSART1_NOT_EM2_CAPABLE \ 1387 : 0x0UL) 1388 1389 /* Instance macros for HFRCO */ 1390 #define HFRCO(n) (((n) == 0) ? HFRCO0 \ 1391 : ((n) == 1) ? HFRCOEM23 \ 1392 : 0x0UL) 1393 #define HFRCO_NUM(ref) (((ref) == HFRCO0) ? 0 \ 1394 : ((ref) == HFRCOEM23) ? 1 \ 1395 : -1) 1396 #define HFRCO_EM23ONDEMAND(n) (((n) == 0) ? HFRCO0_EM23ONDEMAND \ 1397 : ((n) == 1) ? HFRCOEM23_EM23ONDEMAND \ 1398 : 0x0UL) 1399 #define HFRCO_EXCLUDEEM23ONDEMAND(n) (((n) == 0) ? HFRCO0_EXCLUDEEM23ONDEMAND \ 1400 : ((n) == 1) ? HFRCOEM23_EXCLUDEEM23ONDEMAND \ 1401 : 0x0UL) 1402 1403 /* Instance macros for I2C */ 1404 #define I2C(n) (((n) == 0) ? I2C0 \ 1405 : ((n) == 1) ? I2C1 \ 1406 : 0x0UL) 1407 #define I2C_NUM(ref) (((ref) == I2C0) ? 0 \ 1408 : ((ref) == I2C1) ? 1 \ 1409 : -1) 1410 #define I2C_DELAY(n) (((n) == 0) ? I2C0_DELAY \ 1411 : ((n) == 1) ? I2C1_DELAY \ 1412 : 0x0UL) 1413 #define I2C_DELAY_CHAIN_NUM(n) (((n) == 0) ? I2C0_DELAY_CHAIN_NUM \ 1414 : ((n) == 1) ? I2C1_DELAY_CHAIN_NUM \ 1415 : 0x0UL) 1416 1417 /* Instance macros for TIMER */ 1418 #define TIMER(n) (((n) == 0) ? TIMER0 \ 1419 : ((n) == 1) ? TIMER1 \ 1420 : ((n) == 2) ? TIMER2 \ 1421 : ((n) == 3) ? TIMER3 \ 1422 : ((n) == 4) ? TIMER4 \ 1423 : 0x0UL) 1424 #define TIMER_NUM(ref) (((ref) == TIMER0) ? 0 \ 1425 : ((ref) == TIMER1) ? 1 \ 1426 : ((ref) == TIMER2) ? 2 \ 1427 : ((ref) == TIMER3) ? 3 \ 1428 : ((ref) == TIMER4) ? 4 \ 1429 : -1) 1430 #define TIMER_CC_NUM(n) (((n) == 0) ? TIMER0_CC_NUM \ 1431 : ((n) == 1) ? TIMER1_CC_NUM \ 1432 : ((n) == 2) ? TIMER2_CC_NUM \ 1433 : ((n) == 3) ? TIMER3_CC_NUM \ 1434 : ((n) == 4) ? TIMER4_CC_NUM \ 1435 : 0x0UL) 1436 #define TIMER_CNTWIDTH(n) (((n) == 0) ? TIMER0_CNTWIDTH \ 1437 : ((n) == 1) ? TIMER1_CNTWIDTH \ 1438 : ((n) == 2) ? TIMER2_CNTWIDTH \ 1439 : ((n) == 3) ? TIMER3_CNTWIDTH \ 1440 : ((n) == 4) ? TIMER4_CNTWIDTH \ 1441 : 0x0UL) 1442 #define TIMER_DTI(n) (((n) == 0) ? TIMER0_DTI \ 1443 : ((n) == 1) ? TIMER1_DTI \ 1444 : ((n) == 2) ? TIMER2_DTI \ 1445 : ((n) == 3) ? TIMER3_DTI \ 1446 : ((n) == 4) ? TIMER4_DTI \ 1447 : 0x0UL) 1448 #define TIMER_DTI_CC_NUM(n) (((n) == 0) ? TIMER0_DTI_CC_NUM \ 1449 : ((n) == 1) ? TIMER1_DTI_CC_NUM \ 1450 : ((n) == 2) ? TIMER2_DTI_CC_NUM \ 1451 : ((n) == 3) ? TIMER3_DTI_CC_NUM \ 1452 : ((n) == 4) ? TIMER4_DTI_CC_NUM \ 1453 : 0x0UL) 1454 #define TIMER_NO_DTI(n) (((n) == 0) ? TIMER0_NO_DTI \ 1455 : ((n) == 1) ? TIMER1_NO_DTI \ 1456 : ((n) == 2) ? TIMER2_NO_DTI \ 1457 : ((n) == 3) ? TIMER3_NO_DTI \ 1458 : ((n) == 4) ? TIMER4_NO_DTI \ 1459 : 0x0UL) 1460 1461 /* Instance macros for VDAC */ 1462 #define VDAC(n) (((n) == 0) ? VDAC0 \ 1463 : ((n) == 1) ? VDAC1 \ 1464 : 0x0UL) 1465 #define VDAC_NUM(ref) (((ref) == VDAC0) ? 0 \ 1466 : ((ref) == VDAC1) ? 1 \ 1467 : -1) 1468 #define VDAC_ALT_WIDTH(n) (((n) == 0) ? VDAC0_ALT_WIDTH \ 1469 : ((n) == 1) ? VDAC1_ALT_WIDTH \ 1470 : 0x0UL) 1471 #define VDAC_CH0_TRIG_LESENSE(n) (((n) == 0) ? VDAC0_CH0_TRIG_LESENSE \ 1472 : ((n) == 1) ? VDAC1_CH0_TRIG_LESENSE \ 1473 : 0x0UL) 1474 #define VDAC_CH1_TRIG_LESENSE(n) (((n) == 0) ? VDAC0_CH1_TRIG_LESENSE \ 1475 : ((n) == 1) ? VDAC1_CH1_TRIG_LESENSE \ 1476 : 0x0UL) 1477 #define VDAC_FIFO_DEPTH(n) (((n) == 0) ? VDAC0_FIFO_DEPTH \ 1478 : ((n) == 1) ? VDAC1_FIFO_DEPTH \ 1479 : 0x0UL) 1480 #define VDAC_INT_PRESC_WIDTH(n) (((n) == 0) ? VDAC0_INT_PRESC_WIDTH \ 1481 : ((n) == 1) ? VDAC1_INT_PRESC_WIDTH \ 1482 : 0x0UL) 1483 #define VDAC_RESOLUTION(n) (((n) == 0) ? VDAC0_RESOLUTION \ 1484 : ((n) == 1) ? VDAC1_RESOLUTION \ 1485 : 0x0UL) 1486 1487 /* Instance macros for WDOG */ 1488 #define WDOG(n) (((n) == 0) ? WDOG0 \ 1489 : ((n) == 1) ? WDOG1 \ 1490 : 0x0UL) 1491 #define WDOG_NUM(ref) (((ref) == WDOG0) ? 0 \ 1492 : ((ref) == WDOG1) ? 1 \ 1493 : -1) 1494 #define WDOG_PCNUM(n) (((n) == 0) ? WDOG0_PCNUM \ 1495 : ((n) == 1) ? WDOG1_PCNUM \ 1496 : 0x0UL) 1497 1498 /** @} End of group EFR32MG24B020F1536IM48_Peripheral_Parameters */ 1499 1500 /** @} End of group EFR32MG24B020F1536IM48 */ 1501 /** @}} End of group Parts */ 1502 1503 #ifdef __cplusplus 1504 } 1505 #endif 1506 #endif 1507
