1 /* 2 ** ################################################################### 3 ** Version: rev. 1.0, 2020-12-29 4 ** Build: b231016 5 ** 6 ** Abstract: 7 ** Chip specific module features. 8 ** 9 ** Copyright 2016 Freescale Semiconductor, Inc. 10 ** Copyright 2016-2023 NXP 11 ** SPDX-License-Identifier: BSD-3-Clause 12 ** 13 ** http: www.nxp.com 14 ** mail: support@nxp.com 15 ** 16 ** Revisions: 17 ** - rev. 0.1 (2018-03-05) 18 ** Initial version. 19 ** - rev. 1.0 (2020-12-29) 20 ** Update feature files to align with IMXRT1170RM Rev.0. 21 ** 22 ** ################################################################### 23 */ 24 25 #ifndef _MIMXRT1175_cm4_FEATURES_H_ 26 #define _MIMXRT1175_cm4_FEATURES_H_ 27 28 /* SOC module features */ 29 30 /* @brief ACMP availability on the SoC. */ 31 #define FSL_FEATURE_SOC_ACMP_COUNT (4) 32 /* @brief AOI availability on the SoC. */ 33 #define FSL_FEATURE_SOC_AOI_COUNT (2) 34 /* @brief ASRC availability on the SoC. */ 35 #define FSL_FEATURE_SOC_ASRC_COUNT (1) 36 /* @brief CAAM availability on the SoC. */ 37 #define FSL_FEATURE_SOC_CAAM_COUNT (1) 38 /* @brief CAU availability on the SoC. */ 39 #define FSL_FEATURE_SOC_CAU_COUNT (1) 40 /* @brief CCM availability on the SoC. */ 41 #define FSL_FEATURE_SOC_CCM_COUNT (1) 42 /* @brief CDOG availability on the SoC. */ 43 #define FSL_FEATURE_SOC_CDOG_COUNT (1) 44 /* @brief DAC12 availability on the SoC. */ 45 #define FSL_FEATURE_SOC_DAC12_COUNT (1) 46 /* @brief DCDC availability on the SoC. */ 47 #define FSL_FEATURE_SOC_DCDC_COUNT (1) 48 /* @brief DMAMUX availability on the SoC. */ 49 #define FSL_FEATURE_SOC_DMAMUX_COUNT (1) 50 /* @brief EDMA availability on the SoC. */ 51 #define FSL_FEATURE_SOC_EDMA_COUNT (1) 52 /* @brief EMVSIM availability on the SoC. */ 53 #define FSL_FEATURE_SOC_EMVSIM_COUNT (2) 54 /* @brief ENC availability on the SoC. */ 55 #define FSL_FEATURE_SOC_ENC_COUNT (4) 56 /* @brief ENET availability on the SoC. */ 57 #define FSL_FEATURE_SOC_ENET_COUNT (2) 58 /* @brief EWM availability on the SoC. */ 59 #define FSL_FEATURE_SOC_EWM_COUNT (1) 60 /* @brief FLEXCAN availability on the SoC. */ 61 #define FSL_FEATURE_SOC_FLEXCAN_COUNT (3) 62 /* @brief FLEXIO availability on the SoC. */ 63 #define FSL_FEATURE_SOC_FLEXIO_COUNT (2) 64 /* @brief FLEXRAM availability on the SoC. */ 65 #define FSL_FEATURE_SOC_FLEXRAM_COUNT (1) 66 /* @brief FLEXSPI availability on the SoC. */ 67 #define FSL_FEATURE_SOC_FLEXSPI_COUNT (2) 68 /* @brief GPT availability on the SoC. */ 69 #define FSL_FEATURE_SOC_GPT_COUNT (6) 70 /* @brief I2S availability on the SoC. */ 71 #define FSL_FEATURE_SOC_I2S_COUNT (4) 72 /* @brief IEE availability on the SoC. */ 73 #define FSL_FEATURE_SOC_IEE_COUNT (1) 74 /* @brief IGPIO availability on the SoC. */ 75 #define FSL_FEATURE_SOC_IGPIO_COUNT (15) 76 /* @brief IOMUXC availability on the SoC. */ 77 #define FSL_FEATURE_SOC_IOMUXC_COUNT (1) 78 /* @brief IOMUXC_LPSR availability on the SoC. */ 79 #define FSL_FEATURE_SOC_IOMUXC_LPSR_COUNT (1) 80 /* @brief KPP availability on the SoC. */ 81 #define FSL_FEATURE_SOC_KPP_COUNT (1) 82 /* @brief LMEM availability on the SoC. */ 83 #define FSL_FEATURE_SOC_LMEM_COUNT (1) 84 /* @brief LPADC availability on the SoC. */ 85 #define FSL_FEATURE_SOC_LPADC_COUNT (2) 86 /* @brief LPI2C availability on the SoC. */ 87 #define FSL_FEATURE_SOC_LPI2C_COUNT (6) 88 /* @brief LPSPI availability on the SoC. */ 89 #define FSL_FEATURE_SOC_LPSPI_COUNT (6) 90 /* @brief LPUART availability on the SoC. */ 91 #define FSL_FEATURE_SOC_LPUART_COUNT (12) 92 /* @brief MCM availability on the SoC. */ 93 #define FSL_FEATURE_SOC_MCM_COUNT (1) 94 /* @brief MPU availability on the SoC. */ 95 #define FSL_FEATURE_SOC_MPU_COUNT (1) 96 /* @brief MU availability on the SoC. */ 97 #define FSL_FEATURE_SOC_MU_COUNT (1) 98 /* @brief OCOTP availability on the SoC. */ 99 #define FSL_FEATURE_SOC_OCOTP_COUNT (1) 100 /* @brief OTFAD availability on the SoC. */ 101 #define FSL_FEATURE_SOC_OTFAD_COUNT (2) 102 /* @brief PDM availability on the SoC. */ 103 #define FSL_FEATURE_SOC_PDM_COUNT (1) 104 /* @brief PIT availability on the SoC. */ 105 #define FSL_FEATURE_SOC_PIT_COUNT (2) 106 /* @brief PWM availability on the SoC. */ 107 #define FSL_FEATURE_SOC_PWM_COUNT (4) 108 /* @brief PUF availability on the SoC. */ 109 #define FSL_FEATURE_SOC_PUF_COUNT (1) 110 /* @brief RDC availability on the SoC. */ 111 #define FSL_FEATURE_SOC_RDC_COUNT (1) 112 /* @brief RDC_SEMAPHORE availability on the SoC. */ 113 #define FSL_FEATURE_SOC_RDC_SEMAPHORE_COUNT (2) 114 /* @brief SEMA4 availability on the SoC. */ 115 #define FSL_FEATURE_SOC_SEMA4_COUNT (1) 116 /* @brief SEMC availability on the SoC. */ 117 #define FSL_FEATURE_SOC_SEMC_COUNT (1) 118 /* @brief SNVS availability on the SoC. */ 119 #define FSL_FEATURE_SOC_SNVS_COUNT (1) 120 /* @brief SPDIF availability on the SoC. */ 121 #define FSL_FEATURE_SOC_SPDIF_COUNT (1) 122 /* @brief SRC availability on the SoC. */ 123 #define FSL_FEATURE_SOC_SRC_COUNT (1) 124 /* @brief TMR availability on the SoC. */ 125 #define FSL_FEATURE_SOC_TMR_COUNT (4) 126 /* @brief USBHS availability on the SoC. */ 127 #define FSL_FEATURE_SOC_USBHS_COUNT (2) 128 /* @brief USBHSDCD availability on the SoC. */ 129 #define FSL_FEATURE_SOC_USBHSDCD_COUNT (2) 130 /* @brief USBNC availability on the SoC. */ 131 #define FSL_FEATURE_SOC_USBNC_COUNT (2) 132 /* @brief USBPHY availability on the SoC. */ 133 #define FSL_FEATURE_SOC_USBPHY_COUNT (2) 134 /* @brief USDHC availability on the SoC. */ 135 #define FSL_FEATURE_SOC_USDHC_COUNT (2) 136 /* @brief WDOG availability on the SoC. */ 137 #define FSL_FEATURE_SOC_WDOG_COUNT (2) 138 /* @brief XBARA availability on the SoC. */ 139 #define FSL_FEATURE_SOC_XBARA_COUNT (1) 140 /* @brief XBARB availability on the SoC. */ 141 #define FSL_FEATURE_SOC_XBARB_COUNT (2) 142 /* @brief ROM API Availability */ 143 #define FSL_FEATURE_BOOT_ROM_HAS_ROMAPI (1) 144 145 /* ADC_ETC module features */ 146 147 /* @brief Has DMA model control(bit field CTRL[DMA_MODE_SEL]). */ 148 #define FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL (1) 149 /* @brief Has TRIGm_CHAIN_a_b IEn_EN. */ 150 #define FSL_FEATURE_ADC_ETC_HAS_TRIGm_CHAIN_a_b_IEn_EN (1) 151 /* @brief Has no TSC0 trigger related bitfields (bit field CTRL[EXT0_TRIG_ENABLE], CTRL[EXT0_TRIG_PRIORITY]). */ 152 #define FSL_FEATURE_ADC_ETC_HAS_NO_TSC0_TRIG (1) 153 /* @brief Has no TSC1 trigger related bitfields (bit field CTRL[EXT1_TRIG_ENABLE], CTRL[EXT1_TRIG_PRIORITY]). */ 154 #define FSL_FEATURE_ADC_ETC_HAS_NO_TSC1_TRIG (1) 155 156 /* AOI module features */ 157 158 /* @brief Maximum value of input mux. */ 159 #define FSL_FEATURE_AOI_MODULE_INPUTS (4) 160 /* @brief Number of events related to number of registers AOIx_BFCRT01n/AOIx_BFCRT23n. */ 161 #define FSL_FEATURE_AOI_EVENT_COUNT (4) 162 163 /* ASRC module features */ 164 165 /* @brief Register name is ASRPM or ASRPMn */ 166 #define FSL_FEATURE_ASRC_PARAMETER_REGISTER_NAME_ASRPM (1) 167 168 /* FLEXCAN module features */ 169 170 /* @brief Has more than 64 MBs. */ 171 #define FSL_FEATURE_FLEXCAN_HAS_MORE_THAN_64_MB (0) 172 /* @brief Message buffer size */ 173 #define FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(x) (64) 174 /* @brief Has doze mode support (register bit field MCR[DOZE]). */ 175 #define FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT (1) 176 /* @brief Insatnce has doze mode support (register bit field MCR[DOZE]). */ 177 #define FSL_FEATURE_FLEXCAN_INSTANCE_HAS_DOZE_MODE_SUPPORTn(x) (1) 178 /* @brief Has a glitch filter on the receive pin (register bit field MCR[WAKSRC]). */ 179 #define FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER (1) 180 /* @brief Has extended interrupt mask and flag register (register IMASK2, IFLAG2). */ 181 #define FSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER (1) 182 /* @brief Instance has extended bit timing register (register CBT). */ 183 #define FSL_FEATURE_FLEXCAN_INSTANCE_HAS_EXTENDED_TIMING_REGISTERn(x) (1) 184 /* @brief Has a receive FIFO DMA feature (register bit field MCR[DMA]). */ 185 #define FSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA (1) 186 /* @brief Instance has a receive FIFO DMA feature (register bit field MCR[DMA]). */ 187 #define FSL_FEATURE_FLEXCAN_INSTANCE_HAS_RX_FIFO_DMAn(x) (1) 188 /* @brief Remove CAN Engine Clock Source Selection from unsupported part. */ 189 #define FSL_FEATURE_FLEXCAN_SUPPORT_ENGINE_CLK_SEL_REMOVE (0) 190 /* @brief Instance remove CAN Engine Clock Source Selection from unsupported part. */ 191 #define FSL_FEATURE_FLEXCAN_INSTANCE_SUPPORT_ENGINE_CLK_SEL_REMOVEn(x) (0) 192 /* @brief Is affected by errata with ID 5641 (Module does not transmit a message that is enabled to be transmitted at a specific moment during the arbitration process). */ 193 #define FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641 (0) 194 /* @brief Is affected by errata with ID 5829 (FlexCAN: FlexCAN does not transmit a message that is enabled to be transmitted in a specific moment during the arbitration process). */ 195 #define FSL_FEATURE_FLEXCAN_HAS_ERRATA_5829 (0) 196 /* @brief Is affected by errata with ID 6032 (FlexCAN: A frame with wrong ID or payload is transmitted into the CAN bus when the Message Buffer under transmission is either aborted or deactivated while the CAN bus is in the Bus Idle state). */ 197 #define FSL_FEATURE_FLEXCAN_HAS_ERRATA_6032 (0) 198 /* @brief Is affected by errata with ID 9595 (FlexCAN: Corrupt frame possible if the Freeze Mode or the Low-Power Mode are entered during a Bus-Off state). */ 199 #define FSL_FEATURE_FLEXCAN_HAS_ERRATA_9595 (0) 200 /* @brief Has CAN with Flexible Data rate (CAN FD) protocol. */ 201 #define FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE (1) 202 /* @brief CAN instance support Flexible Data rate (CAN FD) protocol. */ 203 #define FSL_FEATURE_FLEXCAN_INSTANCE_HAS_FLEXIBLE_DATA_RATEn(x) (1) 204 /* @brief Has memory error control (register MECR). */ 205 #define FSL_FEATURE_FLEXCAN_HAS_MEMORY_ERROR_CONTROL (1) 206 /* @brief Init memory base 1 */ 207 #define FSL_FEATURE_FLEXCAN_INIT_MEMORY_BASE_1 (0x80) 208 /* @brief Init memory size 1 */ 209 #define FSL_FEATURE_FLEXCAN_INIT_MEMORY_SIZE_1 (0xA60) 210 /* @brief Init memory base 2 */ 211 #define FSL_FEATURE_FLEXCAN_INIT_MEMORY_BASE_2 (0xF28) 212 /* @brief Init memory size 2 */ 213 #define FSL_FEATURE_FLEXCAN_INIT_MEMORY_SIZE_2 (0xD8) 214 /* @brief Has enhanced bit timing register (register EPRS, ENCBT, EDCBT and ETDC). */ 215 #define FSL_FEATURE_FLEXCAN_HAS_ENHANCED_BIT_TIMING_REG (0) 216 /* @brief Has Pretended Networking mode support. */ 217 #define FSL_FEATURE_FLEXCAN_HAS_PN_MODE (0) 218 /* @brief Does not support Supervisor Mode (bitfield MCR[SUPV]. */ 219 #define FSL_FEATURE_FLEXCAN_HAS_NO_SUPV_SUPPORT (0) 220 221 /* CCM module features */ 222 223 /* @brief Is affected by errata with ID 50235 (Incorrect clock setting for CAN affects by LPUART clock gate). */ 224 #define FSL_FEATURE_CCM_HAS_ERRATA_50235 (0) 225 226 /* CDOG module features */ 227 228 /* @brief CDOG Has No Reset */ 229 #define FSL_FEATURE_CDOG_HAS_NO_RESET (1) 230 231 /* IGPIO module features */ 232 233 /* @brief Has data register set DR_SET. */ 234 #define FSL_FEATURE_IGPIO_HAS_DR_SET (1) 235 /* @brief Has data register clear DR_CLEAR. */ 236 #define FSL_FEATURE_IGPIO_HAS_DR_CLEAR (1) 237 /* @brief Has data register toggle DR_TOGGLE. */ 238 #define FSL_FEATURE_IGPIO_HAS_DR_TOGGLE (1) 239 240 /* ACMP module features */ 241 242 /* @brief Has CMP_C3. */ 243 #define FSL_FEATURE_ACMP_HAS_C3_REG (1) 244 /* @brief Has C0 LINKEN Bit */ 245 #define FSL_FEATURE_ACMP_HAS_C0_LINKEN_BIT (1) 246 /* @brief Has C0 OFFSET Bit */ 247 #define FSL_FEATURE_ACMP_HAS_C0_OFFSET_BIT (0) 248 /* @brief Has C0 HYSTCTR Bit */ 249 #define FSL_FEATURE_ACMP_HAS_C0_HYSTCTR_BIT (1) 250 /* @brief Has C1 INPSEL Bit */ 251 #define FSL_FEATURE_ACMP_HAS_C1_INPSEL_BIT (0) 252 /* @brief Has C1 INNSEL Bit */ 253 #define FSL_FEATURE_ACMP_HAS_C1_INNSEL_BIT (0) 254 /* @brief Has C1 DACOE Bit */ 255 #define FSL_FEATURE_ACMP_HAS_C1_DACOE_BIT (0) 256 /* @brief Has C1 DMODE Bit */ 257 #define FSL_FEATURE_ACMP_HAS_C1_DMODE_BIT (1) 258 /* @brief Has C2 RRE Bit */ 259 #define FSL_FEATURE_ACMP_HAS_C2_RRE_BIT (0) 260 261 /* DAC12 module features */ 262 263 /* @brief Has no ITRM register. */ 264 #define FSL_FEATURE_DAC12_HAS_NO_ITRM_REGISTER (1) 265 /* @brief Has hardware trigger. */ 266 #define FSL_FEATURE_DAC12_HAS_HW_TRIGGER (0) 267 268 /* DCDC module features */ 269 270 /* @brief Has CTRL register (register CTRL0/1). */ 271 #define FSL_FEATURE_DCDC_HAS_CTRL_REG (1) 272 /* @brief DCDC VDD output count. */ 273 #define FSL_FEATURE_DCDC_VDD_OUTPUT_COUNT (2) 274 /* @brief Has no current alert function (register bit field REG0[CURRENT_ALERT_RESET]). */ 275 #define FSL_FEATURE_DCDC_HAS_NO_CURRENT_ALERT_FUNC (1) 276 /* @brief Has switching converter differential mode (register bit field REG1[LOOPCTRL_EN_DF_HYST]). */ 277 #define FSL_FEATURE_DCDC_HAS_SWITCHING_CONVERTER_DIFFERENTIAL_MODE (1) 278 /* @brief Has register bit field REG0[REG_DCDC_IN_DET]. */ 279 #define FSL_FEATURE_DCDC_HAS_REG0_DCDC_IN_DET (1) 280 /* @brief Has no register bit field REG0[EN_LP_OVERLOAD_SNS]. */ 281 #define FSL_FEATURE_DCDC_HAS_NO_REG0_EN_LP_OVERLOAD_SNS (1) 282 /* @brief Has register bit field REG3[REG_FBK_SEL]). */ 283 #define FSL_FEATURE_DCDC_HAS_REG3_FBK_SEL (1) 284 285 /* EDMA module features */ 286 287 /* @brief Number of DMA channels (related to number of registers TCD, DCHPRI, bit fields ERQ[ERQn], EEI[EEIn], INT[INTn], ERR[ERRn], HRS[HRSn] and bit field widths ES[ERRCHN], CEEI[CEEI], SEEI[SEEI], CERQ[CERQ], SERQ[SERQ], CDNE[CDNE], SSRT[SSRT], CERR[CERR], CINT[CINT], TCDn_CITER_ELINKYES[LINKCH], TCDn_CSR[MAJORLINKCH], TCDn_BITER_ELINKYES[LINKCH]). (Valid only for eDMA modules.) */ 288 #define FSL_FEATURE_EDMA_MODULE_CHANNEL (32) 289 /* @brief Total number of DMA channels on all modules. */ 290 #define FSL_FEATURE_EDMA_DMAMUX_CHANNELS (32) 291 /* @brief Number of DMA channel groups (register bit fields CR[ERGA], CR[GRPnPRI], ES[GPE], DCHPRIn[GRPPRI]). (Valid only for eDMA modules.) */ 292 #define FSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT (1) 293 /* @brief Has DMA_Error interrupt vector. */ 294 #define FSL_FEATURE_EDMA_HAS_ERROR_IRQ (1) 295 /* @brief Number of DMA channels with asynchronous request capability (register EARS). (Valid only for eDMA modules.) */ 296 #define FSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT (32) 297 /* @brief Channel IRQ entry shared offset. */ 298 #define FSL_FEATURE_EDMA_MODULE_CHANNEL_IRQ_ENTRY_SHARED_OFFSET (16) 299 /* @brief If 8 bytes transfer supported. */ 300 #define FSL_FEATURE_EDMA_SUPPORT_8_BYTES_TRANSFER (1) 301 /* @brief If 16 bytes transfer supported. */ 302 #define FSL_FEATURE_EDMA_SUPPORT_16_BYTES_TRANSFER (0) 303 /* @brief If 32 bytes transfer supported. */ 304 #define FSL_FEATURE_EDMA_SUPPORT_32_BYTES_TRANSFER (1) 305 306 /* DMAMUX module features */ 307 308 /* @brief Number of DMA channels (related to number of register CHCFGn). */ 309 #define FSL_FEATURE_DMAMUX_MODULE_CHANNEL (32) 310 /* @brief Total number of DMA channels on all modules. */ 311 #define FSL_FEATURE_DMAMUX_DMAMUX_CHANNELS (64) 312 /* @brief Has the periodic trigger capability for the triggered DMA channel (register bit CHCFG0[TRIG]). */ 313 #define FSL_FEATURE_DMAMUX_HAS_TRIG (1) 314 /* @brief Has DMA Channel Always ON function (register bit CHCFG0[A_ON]). */ 315 #define FSL_FEATURE_DMAMUX_HAS_A_ON (1) 316 /* @brief Register CHCFGn width. */ 317 #define FSL_FEATURE_DMAMUX_CHCFG_REGISTER_WIDTH (32) 318 319 /* DSI_HOST module features */ 320 321 /* @brief Has separate submodules */ 322 #define FSL_FEATURE_MIPI_DSI_HAS_SEPARATE_SUBMODULE (1) 323 324 /* ENC module features */ 325 326 /* @brief Has no simultaneous PHASEA and PHASEB change interrupt (register bit field CTRL2[SABIE] and CTRL2[SABIRQ]). */ 327 #define FSL_FEATURE_ENC_HAS_NO_CTRL2_SAB_INT (0) 328 /* @brief Has register CTRL3. */ 329 #define FSL_FEATURE_ENC_HAS_CTRL3 (1) 330 /* @brief Has register LASTEDGE or LASTEDGEH. */ 331 #define FSL_FEATURE_ENC_HAS_LASTEDGE (1) 332 /* @brief Has register POSDPERBFR, POSDPERH, or POSDPER. */ 333 #define FSL_FEATURE_ENC_HAS_POSDPER (1) 334 /* @brief Has bitfiled FILT[FILT_PRSC]. */ 335 #define FSL_FEATURE_ENC_HAS_FILT_PRSC (0) 336 337 /* ENET module features */ 338 339 /* @brief Support Interrupt Coalesce */ 340 #define FSL_FEATURE_ENET_HAS_INTERRUPT_COALESCE (1) 341 /* @brief Queue Size. */ 342 #define FSL_FEATURE_ENET_QUEUE (3) 343 /* @brief Has AVB Support. */ 344 #define FSL_FEATURE_ENET_HAS_AVB (1) 345 /* @brief Has Timer Pulse Width control. */ 346 #define FSL_FEATURE_ENET_HAS_TIMER_PWCONTROL (1) 347 /* @brief Has Extend MDIO Support. */ 348 #define FSL_FEATURE_ENET_HAS_EXTEND_MDIO (1) 349 /* @brief Has Additional 1588 Timer Channel Interrupt. */ 350 #define FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT (1) 351 /* @brief Support Interrupt Coalesce for each instance */ 352 #define FSL_FEATURE_ENET_INSTANCE_HAS_INTERRUPT_COALESCEn(x) (1) 353 /* @brief Queue Size for each instance. */ 354 #define FSL_FEATURE_ENET_INSTANCE_QUEUEn(x) \ 355 (((x) == ENET) ? (1) : \ 356 (((x) == ENET_1G) ? (3) : (-1))) 357 /* @brief Has AVB Support for each instance. */ 358 #define FSL_FEATURE_ENET_INSTANCE_HAS_AVBn(x) \ 359 (((x) == ENET) ? (0) : \ 360 (((x) == ENET_1G) ? (1) : (-1))) 361 /* @brief Has Timer Pulse Width control for each instance. */ 362 #define FSL_FEATURE_ENET_INSTANCE_HAS_TIMER_PWCONTROLn(x) \ 363 (((x) == ENET) ? (1) : \ 364 (((x) == ENET_1G) ? (0) : (-1))) 365 /* @brief Has Extend MDIO Support for each instance. */ 366 #define FSL_FEATURE_ENET_INSTANCE_HAS_EXTEND_MDIOn(x) (1) 367 /* @brief Has Additional 1588 Timer Channel Interrupt for each instance. */ 368 #define FSL_FEATURE_ENET_INSTANCE_HAS_ADD_1588_TIMER_CHN_INTn(x) (1) 369 /* @brief Has threshold for the number of frames in the receive FIFO (register bit field RSEM[STAT_SECTION_EMPTY]). */ 370 #define FSL_FEATURE_ENET_HAS_RECEIVE_STATUS_THRESHOLD (1) 371 /* @brief Has trasfer clock delay (register bit field ECR[TXC_DLY]). */ 372 #define FSL_FEATURE_ENET_HAS_RGMII_TXC_DELAY (1) 373 /* @brief Has receive clock delay (register bit field ECR[RXC_DLY]). */ 374 #define FSL_FEATURE_ENET_HAS_RGMII_RXC_DELAY (0) 375 /* @brief PTP Timestamp CAPTURE bit always returns 0 when the capture is not over. */ 376 #define FSL_FEATURE_ENET_TIMESTAMP_CAPTURE_BIT_INVALID (0) 377 /* @brief ENET Has Extra Clock Gate.(RW610). */ 378 #define FSL_FEATURE_ENET_HAS_EXTRA_CLOCK_GATE (0) 379 380 /* EWM module features */ 381 382 /* @brief Has clock select (register CLKCTRL). */ 383 #define FSL_FEATURE_EWM_HAS_CLOCK_SELECT (1) 384 /* @brief Has clock prescaler (register CLKPRESCALER). */ 385 #define FSL_FEATURE_EWM_HAS_PRESCALER (1) 386 387 /* FLEXIO module features */ 388 389 /* @brief Has Shifter Status Register (FLEXIO_SHIFTSTAT) */ 390 #define FSL_FEATURE_FLEXIO_HAS_SHIFTER_STATUS (1) 391 /* @brief Has Pin Data Input Register (FLEXIO_PIN) */ 392 #define FSL_FEATURE_FLEXIO_HAS_PIN_STATUS (1) 393 /* @brief Has pin input output related registers */ 394 #define FSL_FEATURE_FLEXIO_HAS_PIN_REGISTER (0) 395 /* @brief Has Shifter Buffer N Nibble Byte Swapped Register (FLEXIO_SHIFTBUFNBSn) */ 396 #define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_BYTE_SWAP (1) 397 /* @brief Has Shifter Buffer N Half Word Swapped Register (FLEXIO_SHIFTBUFHWSn) */ 398 #define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_HALF_WORD_SWAP (1) 399 /* @brief Has Shifter Buffer N Nibble Swapped Register (FLEXIO_SHIFTBUFNISn) */ 400 #define FSL_FEATURE_FLEXIO_HAS_SHFT_BUFFER_NIBBLE_SWAP (1) 401 /* @brief Supports Shifter State Mode (FLEXIO_SHIFTCTLn[SMOD]) */ 402 #define FSL_FEATURE_FLEXIO_HAS_STATE_MODE (1) 403 /* @brief Supports Shifter Logic Mode (FLEXIO_SHIFTCTLn[SMOD]) */ 404 #define FSL_FEATURE_FLEXIO_HAS_LOGIC_MODE (1) 405 /* @brief Supports paralle width (FLEXIO_SHIFTCFGn[PWIDTH]) */ 406 #define FSL_FEATURE_FLEXIO_HAS_PARALLEL_WIDTH (1) 407 /* @brief Reset value of the FLEXIO_VERID register */ 408 #define FSL_FEATURE_FLEXIO_VERID_RESET_VALUE (0x2000001) 409 /* @brief Reset value of the FLEXIO_PARAM register */ 410 #define FSL_FEATURE_FLEXIO_PARAM_RESET_VALUE (0x2200808) 411 /* @brief Represent the bit width of the TIMDCE field (FLEXIO_TIMCFGLn[TIMDEC]) */ 412 #define FSL_FEATURE_FLEXIO_TIMCFG_TIMDCE_FIELD_WIDTH (3) 413 /* @brief Flexio DMA request base channel */ 414 #define FSL_FEATURE_FLEXIO_DMA_REQUEST_BASE_CHANNEL (0) 415 416 /* FLEXRAM module features */ 417 418 /* @brief Bank size */ 419 #define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_BANK_SIZE (32768) 420 /* @brief Total Bank numbers */ 421 #define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_TOTAL_BANK_NUMBERS (16) 422 /* @brief Has FLEXRAM_MAGIC_ADDR. */ 423 #define FSL_FEATURE_FLEXRAM_HAS_MAGIC_ADDR (1) 424 /* @brief If FLEXRAM has ECC function. */ 425 #define FSL_FEATURE_FLEXRAM_HAS_ECC (1) 426 /* @brief If FLEXRAM has ECC Error Injection function. */ 427 #define FSL_FEATURE_FLEXRAM_HAS_ECC_ERROR_INJECTION (0) 428 429 /* FLEXSPI module features */ 430 431 /* @brief FlexSPI AHB buffer count */ 432 #define FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn(x) (8) 433 /* @brief FlexSPI has no data learn. */ 434 #define FSL_FEATURE_FLEXSPI_HAS_NO_DATA_LEARN (1) 435 /* @brief There is AHBBUSERROREN bit in INTEN register. */ 436 #define FSL_FEATURE_FLEXSPI_HAS_INTEN_AHBBUSERROREN (1) 437 /* @brief There is CLRAHBTX_RXBUF bit in AHBCR register. */ 438 #define FSL_FEATURE_FLEXSPI_HAS_AHBCR_CLRAHBTX_RXBUF (0) 439 /* @brief FLEXSPI has no IP parallel mode. */ 440 #define FSL_FEATURE_FLEXSPI_HAS_NO_IP_PARALLEL_MODE (0) 441 /* @brief FLEXSPI has no AHB parallel mode. */ 442 #define FSL_FEATURE_FLEXSPI_HAS_NO_AHB_PARALLEL_MODE (0) 443 /* @brief FLEXSPI support address shift. */ 444 #define FSL_FEATURE_FLEXSPI_SUPPORT_ADDRESS_SHIFT (0) 445 /* @brief FlexSPI has no MCR0 ARDFEN bit */ 446 #define FSL_FEATURE_FLEXSPI_HAS_NO_MCR0_ARDFEN (0) 447 /* @brief FlexSPI has no MCR0 ATDFEN bit */ 448 #define FSL_FEATURE_FLEXSPI_HAS_NO_MCR0_ATDFEN (0) 449 /* @brief FlexSPI has no STS0 DATALEARNPHASEB bit */ 450 #define FSL_FEATURE_FLEXSPI_HAS_NO_STS0_DATALEARNPHASEB (1) 451 452 /* GPC_CPU_CTRL module features */ 453 454 /* No feature definitions */ 455 456 /* KEY_MANAGER module features */ 457 458 /* No feature definitions */ 459 460 /* PUF module features */ 461 462 /* @brief PUF need to setup SRAM manually */ 463 #define FSL_FEATURE_PUF_PWR_HAS_MANUAL_SLEEP_CONTROL (1) 464 /* @brief PUF has SHIFT_STATUS register. */ 465 #define FSL_FEATURE_PUF_HAS_SHIFT_STATUS (0) 466 /* @brief PUF has IDXBLK_SHIFT register. */ 467 #define FSL_FEATURE_PUF_HAS_IDXBLK_SHIFT (1) 468 /* @brief SOC has no reset driver. */ 469 #define FSL_FEATURE_PUF_HAS_NO_RESET (1) 470 471 /* LCDIFV2 module features */ 472 473 /* @brief Clut RAM offset, see datail in RM */ 474 #define FSL_FEATURE_LCDIFV2_CLUT_RAM_OFFSET (0x2000) 475 /* @brief Init doamin count, register INIT[n]_ENABLE. */ 476 #define FSL_FEATURE_LCDIFV2_INT_DOMAIN_COUNT (2) 477 /* @brief Layer count */ 478 #define FSL_FEATURE_LCDIFV2_LAYER_COUNT (8) 479 /* @brief CSC count in layer, register CSC_COEF[n]. */ 480 #define FSL_FEATURE_LCDIFV2_LAYER_CSC_COUNT (2) 481 482 /* LMEM module features */ 483 484 /* @brief Has process identifier support. */ 485 #define FSL_FEATURE_LMEM_HAS_SYSTEMBUS_CACHE (1) 486 /* @brief Has L1 cache. */ 487 #define FSL_FEATURE_HAS_L1CACHE (1) 488 /* @brief L1 ICACHE line size in byte. */ 489 #define FSL_FEATURE_L1ICACHE_LINESIZE_BYTE (32) 490 /* @brief L1 DCACHE line size in byte. */ 491 #define FSL_FEATURE_L1DCACHE_LINESIZE_BYTE (32) 492 493 /* LPADC module features */ 494 495 /* @brief FIFO availability on the SoC. */ 496 #define FSL_FEATURE_LPADC_FIFO_COUNT (1) 497 /* @brief Has subsequent trigger priority (bitfield CFG[TPRICTRL]). */ 498 #define FSL_FEATURE_LPADC_HAS_CFG_SUBSEQUENT_PRIORITY (1) 499 /* @brief Has differential mode (bitfield CMDLn[DIFF]). */ 500 #define FSL_FEATURE_LPADC_HAS_CMDL_DIFF (1) 501 /* @brief Has channel scale (bitfield CMDLn[CSCALE]). */ 502 #define FSL_FEATURE_LPADC_HAS_CMDL_CSCALE (1) 503 /* @brief Has conversion type select (bitfield CMDLn[CTYPE]). */ 504 #define FSL_FEATURE_LPADC_HAS_CMDL_CTYPE (0) 505 /* @brief Has conversion resolution select (bitfield CMDLn[MODE]). */ 506 #define FSL_FEATURE_LPADC_HAS_CMDL_MODE (0) 507 /* @brief Has compare function enable (bitfield CMDHn[CMPEN]). */ 508 #define FSL_FEATURE_LPADC_HAS_CMDH_CMPEN (1) 509 /* @brief Has Wait for trigger assertion before execution (bitfield CMDHn[WAIT_TRIG]). */ 510 #define FSL_FEATURE_LPADC_HAS_CMDH_WAIT_TRIG (0) 511 /* @brief Has offset calibration (bitfield CTRL[CALOFS]). */ 512 #define FSL_FEATURE_LPADC_HAS_CTRL_CALOFS (0) 513 /* @brief Has gain calibration (bitfield CTRL[CAL_REQ]). */ 514 #define FSL_FEATURE_LPADC_HAS_CTRL_CAL_REQ (0) 515 /* @brief Has calibration average (bitfield CTRL[CAL_AVGS]). */ 516 #define FSL_FEATURE_LPADC_HAS_CTRL_CAL_AVGS (0) 517 /* @brief Has internal clock (bitfield CFG[ADCKEN]). */ 518 #define FSL_FEATURE_LPADC_HAS_CFG_ADCKEN (0) 519 /* @brief Enable support for low voltage reference on option 1 reference (bitfield CFG[VREF1RNG]). */ 520 #define FSL_FEATURE_LPADC_HAS_CFG_VREF1RNG (0) 521 /* @brief Has calibration (bitfield CFG[CALOFS]). */ 522 #define FSL_FEATURE_LPADC_HAS_CFG_CALOFS (0) 523 /* @brief Has offset trim (register OFSTRIM). */ 524 #define FSL_FEATURE_LPADC_HAS_OFSTRIM (0) 525 /* @brief Has Trigger status register. */ 526 #define FSL_FEATURE_LPADC_HAS_TSTAT (0) 527 /* @brief Has power select (bitfield CFG[PWRSEL]). */ 528 #define FSL_FEATURE_LPADC_HAS_CFG_PWRSEL (1) 529 /* @brief Has alternate channel B scale (bitfield CMDLn[ALTB_CSCALE]). */ 530 #define FSL_FEATURE_LPADC_HAS_CMDL_ALTB_CSCALE (0) 531 /* @brief Has alternate channel B select enable (bitfield CMDLn[ALTBEN]). */ 532 #define FSL_FEATURE_LPADC_HAS_CMDL_ALTBEN (0) 533 /* @brief Has alternate channel input (bitfield CMDLn[ALTB_ADCH]). */ 534 #define FSL_FEATURE_LPADC_HAS_CMDL_ALTB_ADCH (0) 535 /* @brief Has offset calibration mode (bitfield CTRL[CALOFSMODE]). */ 536 #define FSL_FEATURE_LPADC_HAS_CTRL_CALOFSMODE (0) 537 /* @brief Conversion averaged bitfiled width. */ 538 #define FSL_FEATURE_LPADC_CONVERSIONS_AVERAGED_BITFIELD_WIDTH (3) 539 /* @brief Enable hardware trigger command selection */ 540 #define FSL_FEATURE_LPADC_HAS_TCTRL_CMD_SEL (1) 541 /* @brief Has B side channels. */ 542 #define FSL_FEATURE_LPADC_HAS_B_SIDE_CHANNELS (1) 543 /* @brief Indicate whether the LPADC STAT register has trigger exception interrupt function (bitfield STAT[TEXC_INT]). */ 544 #define FSL_FEATURE_LPADC_HAS_STAT_TEXC_INT (0) 545 /* @brief Indicate whether the LPADC STAT register has trigger completion interrupt function (bitfield STAT[TCOMP_INT]). */ 546 #define FSL_FEATURE_LPADC_HAS_STAT_TCOMP_INT (0) 547 /* @brief Indicate whether the LPADC STAT register has calibration ready function (bitfield STAT[CAL_RDY]). */ 548 #define FSL_FEATURE_LPADC_HAS_STAT_CAL_RDY (0) 549 /* @brief Indicate whether the LPADC STAT register has ADC active function (bitfield STAT[ADC_ACTIVE]). */ 550 #define FSL_FEATURE_LPADC_HAS_STAT_ADC_ACTIVE (1) 551 /* @brief Indicate whether the LPADC IE register has trigger exception interrupt enable function (bitfield IE[TEXC_IE]). */ 552 #define FSL_FEATURE_LPADC_HAS_IE_TEXC_IE (0) 553 /* @brief Indicate whether the LPADC IE register has trigger completion interrupt enable function (bitfield IE[TCOMP_IE]). */ 554 #define FSL_FEATURE_LPADC_HAS_IE_TCOMP_IE (0) 555 /* @brief Indicate whether the LPADC CFG register has trigger resume/restart enable function (bitfield CFG[TRES]). */ 556 #define FSL_FEATURE_LPADC_HAS_CFG_TRES (0) 557 /* @brief Indicate whether the LPADC CFG register has trigger command resume/restart enable function (bitfield CFG[TCMDRES]). */ 558 #define FSL_FEATURE_LPADC_HAS_CFG_TCMDRES (0) 559 /* @brief Indicate whether the LPADC CFG register has high priority trigger exception disable function (bitfield CFG[HPT_EXDI]). */ 560 #define FSL_FEATURE_LPADC_HAS_CFG_HPT_EXDI (0) 561 /* @brief Indicate LPADC CFG register TPRICTRL bitfield width. */ 562 #define FSL_FEATURE_LPADC_CFG_TPRICTRL_BITFIELD_WIDTH (1) 563 564 /* LPI2C module features */ 565 566 /* @brief Has separate DMA RX and TX requests. */ 567 #define FSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn(x) (0) 568 /* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */ 569 #define FSL_FEATURE_LPI2C_FIFO_SIZEn(x) (4) 570 571 /* LPSPI module features */ 572 573 /* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */ 574 #define FSL_FEATURE_LPSPI_FIFO_SIZEn(x) (16) 575 /* @brief Has separate DMA RX and TX requests. */ 576 #define FSL_FEATURE_LPSPI_HAS_SEPARATE_DMA_RX_TX_REQn(x) (1) 577 /* @brief Has CCR1 (related to existence of registers CCR1). */ 578 #define FSL_FEATURE_LPSPI_HAS_CCR1 (0) 579 580 /* LPUART module features */ 581 582 /* @brief Has receive FIFO overflow detection (bit field CFIFO[RXOFE]). */ 583 #define FSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS (0) 584 /* @brief Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-bit wide). */ 585 #define FSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT (1) 586 /* @brief Has extended data register ED (or extra flags in the DATA register if the registers are 32-bit wide). */ 587 #define FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS (1) 588 /* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */ 589 #define FSL_FEATURE_LPUART_HAS_FIFO (1) 590 /* @brief Has 32-bit register MODIR */ 591 #define FSL_FEATURE_LPUART_HAS_MODIR (1) 592 /* @brief Hardware flow control (RTS, CTS) is supported. */ 593 #define FSL_FEATURE_LPUART_HAS_MODEM_SUPPORT (1) 594 /* @brief Infrared (modulation) is supported. */ 595 #define FSL_FEATURE_LPUART_HAS_IR_SUPPORT (1) 596 /* @brief 2 bits long stop bit is available. */ 597 #define FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT (1) 598 /* @brief If 10-bit mode is supported. */ 599 #define FSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT (1) 600 /* @brief If 7-bit mode is supported. */ 601 #define FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT (1) 602 /* @brief Baud rate fine adjustment is available. */ 603 #define FSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT (0) 604 /* @brief Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-bit wide). */ 605 #define FSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT (1) 606 /* @brief Baud rate oversampling is available. */ 607 #define FSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT (1) 608 /* @brief Baud rate oversampling is available. */ 609 #define FSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT (1) 610 /* @brief Peripheral type. */ 611 #define FSL_FEATURE_LPUART_IS_SCI (1) 612 /* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */ 613 #define FSL_FEATURE_LPUART_FIFO_SIZEn(x) (4) 614 /* @brief Supports two match addresses to filter incoming frames. */ 615 #define FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING (1) 616 /* @brief Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-bit wide). */ 617 #define FSL_FEATURE_LPUART_HAS_DMA_ENABLE (1) 618 /* @brief Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS_SCI = 0. */ 619 #define FSL_FEATURE_LPUART_HAS_DMA_SELECT (0) 620 /* @brief Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-bit wide). */ 621 #define FSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT (1) 622 /* @brief Has smart card (ISO7816 protocol) support and no improved smart card support. */ 623 #define FSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT (0) 624 /* @brief Has improved smart card (ISO7816 protocol) support. */ 625 #define FSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT (0) 626 /* @brief Has local operation network (CEA709.1-B protocol) support. */ 627 #define FSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT (0) 628 /* @brief Has 32-bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-bit (BDH, BDL, C1, S1, D, etc.). */ 629 #define FSL_FEATURE_LPUART_HAS_32BIT_REGISTERS (1) 630 /* @brief Lin break detect available (has bit BAUD[LBKDIE]). */ 631 #define FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT (1) 632 /* @brief UART stops in Wait mode available (has bit C1[UARTSWAI]). */ 633 #define FSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION (0) 634 /* @brief Has separate DMA RX and TX requests. */ 635 #define FSL_FEATURE_LPUART_HAS_SEPARATE_DMA_RX_TX_REQn(x) (1) 636 /* @brief Has separate RX and TX interrupts. */ 637 #define FSL_FEATURE_LPUART_HAS_SEPARATE_RX_TX_IRQ (0) 638 /* @brief Has LPAURT_PARAM. */ 639 #define FSL_FEATURE_LPUART_HAS_PARAM (1) 640 /* @brief Has LPUART_VERID. */ 641 #define FSL_FEATURE_LPUART_HAS_VERID (1) 642 /* @brief Has LPUART_GLOBAL. */ 643 #define FSL_FEATURE_LPUART_HAS_GLOBAL (1) 644 /* @brief Has LPUART_PINCFG. */ 645 #define FSL_FEATURE_LPUART_HAS_PINCFG (1) 646 /* @brief Has register MODEM Control. */ 647 #define FSL_FEATURE_LPUART_HAS_MCR (0) 648 /* @brief Has register Half Duplex Control. */ 649 #define FSL_FEATURE_LPUART_HAS_HDCR (0) 650 /* @brief Has register Timeout. */ 651 #define FSL_FEATURE_LPUART_HAS_TIMEOUT (0) 652 653 /* MEMORY module features */ 654 655 /* @brief Memory map has offset between subsystems. */ 656 #define FSL_FEATURE_MEMORY_HAS_ADDRESS_OFFSET (1) 657 658 /* CSI2RX module features */ 659 660 /* @brief If MIPI_CSI2RX registers don't have prefix. */ 661 #define FSL_FEATURE_CSI2RX_HAS_NO_REG_PREFIX (1) 662 663 /* MU module features */ 664 665 /* @brief MU side for current core */ 666 #define FSL_FEATURE_MU_SIDE_B (1) 667 /* @brief MU Has register CCR */ 668 #define FSL_FEATURE_MU_HAS_CCR (0) 669 /* @brief MU Has register SR[RS], BSR[ARS] */ 670 #define FSL_FEATURE_MU_HAS_SR_RS (1) 671 /* @brief MU Has register CR[RDIE], CR[RAIE], SR[RDIP], SR[RAIP] */ 672 #define FSL_FEATURE_MU_HAS_RESET_INT (0) 673 /* @brief MU Has register SR[MURIP] */ 674 #define FSL_FEATURE_MU_HAS_SR_MURIP (0) 675 /* @brief MU Has register SR[HRIP] */ 676 #define FSL_FEATURE_MU_HAS_SR_HRIP (0) 677 /* @brief MU does not support enable clock of the other core, CR[CLKE] or CCR[CLKE]. */ 678 #define FSL_FEATURE_MU_NO_CLKE (1) 679 /* @brief MU does not support NMI, CR[NMI]. */ 680 #define FSL_FEATURE_MU_NO_NMI (1) 681 /* @brief MU does not support hold the other core reset. CR[RSTH] or CCR[RSTH]. */ 682 #define FSL_FEATURE_MU_NO_RSTH (1) 683 /* @brief MU does not supports MU reset, CR[MUR]. */ 684 #define FSL_FEATURE_MU_NO_MUR (1) 685 /* @brief MU does not supports hardware reset, CR[HR] or CCR[HR]. */ 686 #define FSL_FEATURE_MU_NO_HR (1) 687 /* @brief MU supports mask the hardware reset. CR[HRM] or CCR[HRM]. */ 688 #define FSL_FEATURE_MU_HAS_HRM (0) 689 /* @brief MU does not support check the other core power mode. SR[PM] or BSR[APM]. */ 690 #define FSL_FEATURE_MU_NO_PM (1) 691 /* @brief MU supports reset assert interrupt. CR[RAIE] or BCR[RAIE]. */ 692 #define FSL_FEATURE_MU_HAS_RESET_ASSERT_INT (0) 693 /* @brief MU supports reset de-assert interrupt. CR[RDIE] or BCR[RDIE]. */ 694 #define FSL_FEATURE_MU_HAS_RESET_DEASSERT_INT (0) 695 696 /* interrupt module features */ 697 698 /* @brief Lowest interrupt request number. */ 699 #define FSL_FEATURE_INTERRUPT_IRQ_MIN (-14) 700 /* @brief Highest interrupt request number. */ 701 #define FSL_FEATURE_INTERRUPT_IRQ_MAX (105) 702 703 /* OCOTP module features */ 704 705 /* @brief Has timing control, (register TIMING). */ 706 #define FSL_FEATURE_OCOTP_HAS_TIMING_CTRL (0) 707 /* @brief Support lock eFuse word write lock, (CTRL[WORDLOCK]). */ 708 #define FSL_FEATURE_OCOTP_HAS_WORDLOCK (1) 709 710 /* PDM module features */ 711 712 /* @brief PDM FIFO offset */ 713 #define FSL_FEATURE_PDM_FIFO_OFFSET (4) 714 /* @brief PDM Channel Number */ 715 #define FSL_FEATURE_PDM_CHANNEL_NUM (8) 716 /* @brief PDM FIFO WIDTH Size */ 717 #define FSL_FEATURE_PDM_FIFO_WIDTH (4) 718 /* @brief PDM FIFO DEPTH Size */ 719 #define FSL_FEATURE_PDM_FIFO_DEPTH (8) 720 /* @brief PDM has RANGE_CTRL register */ 721 #define FSL_FEATURE_PDM_HAS_RANGE_CTRL (1) 722 /* @brief PDM Has Low Frequency */ 723 #define FSL_FEATURE_PDM_HAS_STATUS_LOW_FREQ (1) 724 /* @brief CLKDIV factor in Medium, High and Low Quality modes */ 725 #define FSL_FEATURE_PDM_HIGH_QUALITY_CLKDIV_FACTOR (93) 726 /* @brief CLKDIV factor in Very Low Quality modes */ 727 #define FSL_FEATURE_PDM_VERY_LOW_QUALITY_CLKDIV_FACTOR (43) 728 /* @brief PDM Has No VADEF Bitfield In PDM VAD0_STAT Register */ 729 #define FSL_FEATURE_PDM_HAS_NO_VADEF (0) 730 /* @brief PDM Has no FIR_RDY Bitfield In PDM STAT Register */ 731 #define FSL_FEATURE_PDM_HAS_NO_FIR_RDY (0) 732 /* @brief PDM Has no DOZEN Bitfield In PDM CTRL_1 Register */ 733 #define FSL_FEATURE_PDM_HAS_NO_DOZEN (0) 734 735 /* PIT module features */ 736 737 /* @brief Number of channels (related to number of registers LDVALn, CVALn, TCTRLn, TFLGn). */ 738 #define FSL_FEATURE_PIT_TIMER_COUNT (4) 739 /* @brief Has lifetime timer (related to existence of registers LTMR64L and LTMR64H). */ 740 #define FSL_FEATURE_PIT_HAS_LIFETIME_TIMER (1) 741 /* @brief Has chain mode (related to existence of register bit field TCTRLn[CHN]). */ 742 #define FSL_FEATURE_PIT_HAS_CHAIN_MODE (1) 743 /* @brief Has shared interrupt handler (has not individual interrupt handler for each channel). */ 744 #define FSL_FEATURE_PIT_HAS_SHARED_IRQ_HANDLER (1) 745 /* @brief Has timer enable control. */ 746 #define FSL_FEATURE_PIT_HAS_MDIS (1) 747 748 /* PWM module features */ 749 750 /* @brief If (e)FlexPWM has module A channels (outputs). */ 751 #define FSL_FEATURE_PWM_HAS_CHANNELA (1) 752 /* @brief If (e)FlexPWM has module B channels (outputs). */ 753 #define FSL_FEATURE_PWM_HAS_CHANNELB (1) 754 /* @brief If (e)FlexPWM has module X channels (outputs). */ 755 #define FSL_FEATURE_PWM_HAS_CHANNELX (1) 756 /* @brief If (e)FlexPWM has fractional feature. */ 757 #define FSL_FEATURE_PWM_HAS_FRACTIONAL (1) 758 /* @brief If (e)FlexPWM has mux trigger source select bit field. */ 759 #define FSL_FEATURE_PWM_HAS_MUX_TRIGGER_SOURCE_SEL (1) 760 /* @brief Number of submodules in each (e)FlexPWM module. */ 761 #define FSL_FEATURE_PWM_SUBMODULE_COUNT (4) 762 /* @brief Number of fault channel in each (e)FlexPWM module. */ 763 #define FSL_FEATURE_PWM_FAULT_CH_COUNT (1) 764 /* @brief (e)FlexPWM has no WAITEN Bitfield In CTRL2 Register. */ 765 #define FSL_FEATURE_PWM_HAS_NO_WAITEN (1) 766 /* @brief If (e)FlexPWM has phase delay feature. */ 767 #define FSL_FEATURE_PWM_HAS_PHASE_DELAY (0) 768 /* @brief If (e)FlexPWM has input filter capture feature. */ 769 #define FSL_FEATURE_PWM_HAS_INPUT_FILTER_CAPTURE (0) 770 /* @brief If (e)FlexPWM has module capture functionality on A channels (inputs). */ 771 #define FSL_FEATURE_PWM_HAS_CAPTURE_ON_CHANNELA (1) 772 /* @brief If (e)FlexPWM has module capture functionality on B channels (inputs). */ 773 #define FSL_FEATURE_PWM_HAS_CAPTURE_ON_CHANNELB (1) 774 /* @brief If (e)FlexPWM has module capture functionality on X channels (inputs). */ 775 #define FSL_FEATURE_PWM_HAS_CAPTURE_ON_CHANNELX (1) 776 777 /* RTWDOG module features */ 778 779 /* @brief Watchdog is available. */ 780 #define FSL_FEATURE_RTWDOG_HAS_WATCHDOG (1) 781 /* @brief RTWDOG_CNT can be 32-bit written. */ 782 #define FSL_FEATURE_RTWDOG_HAS_32BIT_ACCESS (1) 783 784 /* SAI module features */ 785 786 /* @brief SAI has FIFO in this soc (register bit fields TCR1[TFW]. */ 787 #define FSL_FEATURE_SAI_HAS_FIFO (1) 788 /* @brief Receive/transmit FIFO size in item count (register bit fields TCSR[FRDE], TCSR[FRIE], TCSR[FRF], TCR1[TFW], RCSR[FRDE], RCSR[FRIE], RCSR[FRF], RCR1[RFW], registers TFRn, RFRn). */ 789 #define FSL_FEATURE_SAI_FIFO_COUNTn(x) (32) 790 /* @brief Receive/transmit channel number (register bit fields TCR3[TCE], RCR3[RCE], registers TDRn and RDRn). */ 791 #define FSL_FEATURE_SAI_CHANNEL_COUNTn(x) \ 792 (((x) == SAI1) ? (4) : \ 793 (((x) == SAI2) ? (1) : \ 794 (((x) == SAI3) ? (1) : \ 795 (((x) == SAI4) ? (1) : (-1))))) 796 /* @brief Maximum words per frame (register bit fields TCR3[WDFL], TCR4[FRSZ], TMR[TWM], RCR3[WDFL], RCR4[FRSZ], RMR[RWM]). */ 797 #define FSL_FEATURE_SAI_MAX_WORDS_PER_FRAME (32) 798 /* @brief Has support of combining multiple data channel FIFOs into single channel FIFO (register bit fields TCR3[CFR], TCR4[FCOMB], TFR0[WCP], TFR1[WCP], RCR3[CFR], RCR4[FCOMB], RFR0[RCP], RFR1[RCP]). */ 799 #define FSL_FEATURE_SAI_HAS_FIFO_COMBINE_MODE (1) 800 /* @brief Has packing of 8-bit and 16-bit data into each 32-bit FIFO word (register bit fields TCR4[FPACK], RCR4[FPACK]). */ 801 #define FSL_FEATURE_SAI_HAS_FIFO_PACKING (1) 802 /* @brief Configures when the SAI will continue transmitting after a FIFO error has been detected (register bit fields TCR4[FCONT], RCR4[FCONT]). */ 803 #define FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR (1) 804 /* @brief Configures if the frame sync is generated internally, a frame sync is only generated when the FIFO warning flag is clear or continuously (register bit fields TCR4[ONDEM], RCR4[ONDEM]). */ 805 #define FSL_FEATURE_SAI_HAS_ON_DEMAND_MODE (1) 806 /* @brief Simplified bit clock source and asynchronous/synchronous mode selection (register bit fields TCR2[CLKMODE], RCR2[CLKMODE]), in comparison with the exclusively implemented TCR2[SYNC,BCS,BCI,MSEL], RCR2[SYNC,BCS,BCI,MSEL]. */ 807 #define FSL_FEATURE_SAI_HAS_CLOCKING_MODE (0) 808 /* @brief Has register for configuration of the MCLK divide ratio (register bit fields MDR[FRACT], MDR[DIVIDE]). */ 809 #define FSL_FEATURE_SAI_HAS_MCLKDIV_REGISTER (0) 810 /* @brief Interrupt source number */ 811 #define FSL_FEATURE_SAI_INT_SOURCE_NUM (2) 812 /* @brief Has register of MCR. */ 813 #define FSL_FEATURE_SAI_HAS_MCR (0) 814 /* @brief Has bit field MICS of the MCR register. */ 815 #define FSL_FEATURE_SAI_HAS_NO_MCR_MICS (1) 816 /* @brief Has register of MDR */ 817 #define FSL_FEATURE_SAI_HAS_MDR (0) 818 /* @brief Has support the BCLK bypass mode when BCLK = MCLK. */ 819 #define FSL_FEATURE_SAI_HAS_BCLK_BYPASS (1) 820 /* @brief Has DIV bit fields of MCR register (register bit fields MCR[DIV]. */ 821 #define FSL_FEATURE_SAI_HAS_MCR_MCLK_POST_DIV (0) 822 /* @brief Support Channel Mode (register bit fields TCR4[CHMOD]). */ 823 #define FSL_FEATURE_SAI_HAS_CHANNEL_MODE (1) 824 /* @brief Support synchronous with another SAI. */ 825 #define FSL_FEATURE_SAI_HAS_SYNC_WITH_ANOTHER_SAI (0) 826 827 /* SEMC module features */ 828 829 /* @brief Has WDH time in NOR controller (register bit field NORCR2[WDH]). */ 830 #define FSL_FEATURE_SEMC_HAS_NOR_WDH_TIME (0) 831 /* @brief Has WDS time in NOR controller (register bit field NORCR2[WDS]). */ 832 #define FSL_FEATURE_SEMC_HAS_NOR_WDS_TIME (0) 833 /* @brief Has LC time in NOR controller (register bit field NORCR2[LC]). */ 834 #define FSL_FEATURE_SEMC_HAS_NOR_LC_TIME (1) 835 /* @brief Has RD time in NOR controller (register bit field NORCR2[RD]). */ 836 #define FSL_FEATURE_SEMC_HAS_NOR_RD_TIME (1) 837 /* @brief Has WDH time in SRAM controller (register bit field SRAMCR2[WDH] or SRAMCR6[WDH]). */ 838 #define FSL_FEATURE_SEMC_HAS_SRAM_WDH_TIME (1) 839 /* @brief Has WDS time in SRAM controller (register bit field SRAMCR2[WDS] or SRAMCR6[WDS]). */ 840 #define FSL_FEATURE_SEMC_HAS_SRAM_WDS_TIME (1) 841 /* @brief Has LC time in SRAM controller (register bit field SRAMCR2[LC] or SRAMCR6[LC]). */ 842 #define FSL_FEATURE_SEMC_HAS_SRAM_LC_TIME (1) 843 /* @brief Has RD time in SRAM controller (register bit field SRAMCR2[RD] or SRAMCR6[RD]). */ 844 #define FSL_FEATURE_SEMC_HAS_SRAM_RD_TIME (1) 845 /* @brief SRAM count SEMC can support (register BRx). */ 846 #define FSL_FEATURE_SEMC_SUPPORT_SRAM_COUNT (4) 847 /* @brief If SEMC support delay chain control (register DCCR). */ 848 #define FSL_FEATURE_SEMC_HAS_DELAY_CHAIN_CONTROL (1) 849 /* @brief Has read hold time feature (register bit field SRAMCR2[RDH] or SRAMCR6[RDH]). */ 850 #define FSL_FEATURE_SEMC_HAS_SRAM_RDH_TIME (1) 851 /* @brief Has read hold time feature (register bit field SRAMCR0[SYNCEN] or SRAMCR4[SYNCEN]). */ 852 #define FSL_FEATURE_SEMC_HAS_SRAM_SYNCEN (1) 853 /* @brief Has read hold time feature (register bit field SRAMCR0[WAITEN] or SRAMCR4[WAITEN]). */ 854 #define FSL_FEATURE_SEMC_HAS_SRAM_WAITEN (1) 855 /* @brief Has read hold time feature (register bit field SRAMCR0[WAITSP] or SRAMCR4[WAITSP]). */ 856 #define FSL_FEATURE_SEMC_HAS_SRAM_WAITSP (1) 857 /* @brief Has read hold time feature (register bit field SRAMCR0[ADVH] or SRAMCR4[ADVH]). */ 858 #define FSL_FEATURE_SEMC_HAS_SRAM_ADVH (1) 859 /* @brief Width of SDRAMCR0[PS] bitfields. */ 860 #define FSL_FEATURE_SEMC_SUPPORT_SDRAM_PS_BITWIDTH (2) 861 /* @brief If SEMC has errata 050577. */ 862 #define FSL_FEATURE_SEMC_ERRATA_050577 (0) 863 /* @brief If sdram support column address 8 bit (register bit field SRAMCR0[CLO8]). */ 864 #define FSL_FEATURE_SEMC_SDRAM_SUPPORT_COLUMN_ADDRESS_8BIT (1) 865 /* @brief If SEMC has register DBICR2 (register DBICR2). */ 866 #define FSL_FEATURE_SEMC_HAS_DBICR2 (1) 867 /* @brief SEMC supports hardware ECC on NAND flash interface. */ 868 #define FSL_FEATURE_SEMC_HAS_NAND_HW_ECC (0) 869 870 /* SNVS module features */ 871 872 /* @brief Has Secure Real Time Counter Enabled and Valid (bit field LPCR[SRTC_ENV]). */ 873 #define FSL_FEATURE_SNVS_HAS_SRTC (1) 874 /* @brief Has Passive Tamper Filter (regitser LPTGFCR). */ 875 #define FSL_FEATURE_SNVS_PASSIVE_TAMPER_FILTER (0) 876 /* @brief Has Active Tampers (regitser LPATCTLR, LPATCLKR, LPATRCnR). */ 877 #define FSL_FEATURE_SNVS_HAS_ACTIVE_TAMPERS (0) 878 /* @brief Number of TAMPER. */ 879 #define FSL_FEATURE_SNVS_HAS_MULTIPLE_TAMPER (0) 880 881 /* SSARC_HP module features */ 882 883 /* No feature definitions */ 884 885 /* SSARC_LP module features */ 886 887 /* No feature definitions */ 888 889 /* TMPSNS module features */ 890 891 /* @brief The basic settings for access to the temperature sensor through Analog IP (AI) Interface. */ 892 #define FSL_FEATURE_TMPSNS_HAS_AI_INTERFACE (1) 893 894 /* USBPHY module features */ 895 896 /* @brief USBPHY contain DCD analog module */ 897 #define FSL_FEATURE_USBPHY_HAS_DCD_ANALOG (0) 898 /* @brief USBPHY has register TRIM_OVERRIDE_EN */ 899 #define FSL_FEATURE_USBPHY_HAS_TRIM_OVERRIDE_EN (1) 900 /* @brief USBPHY is 28FDSOI */ 901 #define FSL_FEATURE_USBPHY_28FDSOI (1) 902 903 /* USBHS module features */ 904 905 /* @brief EHCI module instance count */ 906 #define FSL_FEATURE_USBHS_EHCI_COUNT (2) 907 /* @brief Number of endpoints supported */ 908 #define FSL_FEATURE_USBHS_ENDPT_COUNT (8) 909 910 /* USDHC module features */ 911 912 /* @brief Has external DMA support (VEND_SPEC[EXT_DMA_EN]) */ 913 #define FSL_FEATURE_USDHC_HAS_EXT_DMA (0) 914 /* @brief Has HS400 mode (MIX_CTRL[HS400_MODE]) */ 915 #define FSL_FEATURE_USDHC_HAS_HS400_MODE (1) 916 /* @brief Has SDR50 support (HOST_CTRL_CAP[SDR50_SUPPORT]) */ 917 #define FSL_FEATURE_USDHC_HAS_SDR50_MODE (1) 918 /* @brief Has SDR104 support (HOST_CTRL_CAP[SDR104_SUPPORT]) */ 919 #define FSL_FEATURE_USDHC_HAS_SDR104_MODE (1) 920 /* @brief USDHC has reset control */ 921 #define FSL_FEATURE_USDHC_HAS_RESET (0) 922 /* @brief USDHC has no bitfield WTMK_LVL[WR_BRST_LEN] and WTMK_LVL[RD_BRST_LEN] */ 923 #define FSL_FEATURE_USDHC_HAS_NO_RW_BURST_LEN (1) 924 /* @brief If USDHC instance support 8 bit width */ 925 #define FSL_FEATURE_USDHC_INSTANCE_SUPPORT_8_BIT_WIDTHn(x) \ 926 (((x) == USDHC1) ? (0) : \ 927 (((x) == USDHC2) ? (1) : (-1))) 928 /* @brief If USDHC instance support HS400 mode */ 929 #define FSL_FEATURE_USDHC_INSTANCE_SUPPORT_HS400_MODEn(x) (1) 930 /* @brief If USDHC instance support 1v8 signal */ 931 #define FSL_FEATURE_USDHC_INSTANCE_SUPPORT_1V8_SIGNALn(x) (1) 932 /* @brief Has no retuning time counter (HOST_CTRL_CAP[TIME_COUNT_RETURNING]) */ 933 #define FSL_FEATURE_USDHC_REGISTER_HOST_CTRL_CAP_HAS_NO_RETUNING_TIME_COUNTER (1) 934 /* @brief Has no VSELECT bit in VEND_SPEC register */ 935 #define FSL_FEATURE_USDHC_HAS_NO_VOLTAGE_SELECT (0) 936 937 /* XBARA module features */ 938 939 /* @brief Number of interrupt requests. */ 940 #define FSL_FEATURE_XBARA_INTERRUPT_COUNT (4) 941 942 /* XRDC2 module features */ 943 944 /* @brief XRDC2 supports how many domains */ 945 #define FSL_FEATURE_XRDC2_DOMAIN_COUNT (16) 946 947 #endif /* _MIMXRT1175_cm4_FEATURES_H_ */ 948 949
