1Zephyr support status on RISC-V processors
2##########################################
3
4Overview
5********
6
7This page describes current state of Zephyr for RISC-V processors.
8Currently, there's support for some boards, as well as Qemu support
9and support for some FPGA implementations such as neorv32 and
10litex_vexriscv.
11
12Zephyr support includes PMP, :ref:`user mode<usermode_api>`, several
13ISA extensions as well as :ref:`semihosting<semihost_guide>`.
14
15User mode and PMP support
16**************************
17
18When the platform has Physical Memory Protection (PMP) support, enabling
19it on Zephyr allows user space support and stack protection to be
20selected.
21
22ISA extensions
23**************
24
25It's possible to set in Zephyr which ISA extensions (RV32/64I(E)MAFD(G)QC)
26are available on a given platform, by setting the appropriate `RISCV_ISA_*`
27kconfig. Look at :file:`arch/riscv/Kconfig.isa` for more information.
28
29Note that Zephyr SDK toolchain support may not be defined for all
30combinations.
31
32SMP support
33***********
34
35SMP is supported on RISC-V, but currently only on Qemu platforms. In
36order to test the SMP support, one can use `qemu_riscv32_smp` or
37`qemu_riscv64_smp` boards.
38