Home
last modified time | relevance | path

Searched refs:variants (Results 1 – 25 of 73) sorted by relevance

123

/Zephyr-latest/scripts/
Dlist_boards.py42 variants: List[str] = field(default_factory=list) variable in Revision
55 variants: List[str] = field(default_factory=list) variable in Variant
59 variants = []
61 variants.append(Variant.from_dict(v))
62 return Variant(variant['name'], variants)
68 variants: List[str] = field(default_factory=list) variable in Cpucluster
75 variants: List[str] = field(default_factory=list) variable in Soc
78 def from_soc(soc, variants): argument
85 [Variant.from_dict(v) for v in variants if c == v['cpucluster']]
88 return Soc(soc.name, variants=[Variant.from_dict(v) for v in variants])
[all …]
/Zephyr-latest/scripts/utils/
Dboard_v1_to_v2.py44 def board_v1_to_v2(board_root, board, new_board, group, vendor, soc, variants): argument
82 if variants:
83 soc["variants"] = [{"name": variant} for variant in variants]
214 args.variants,
/Zephyr-latest/tests/bsim/bluetooth/host/att/pipeline/dut/
DKconfig6 # the test variants.
/Zephyr-latest/soc/st/stm32/stm32f3x/
DKconfig.defconfig.stm32f303x(b-c)6 # The HAL expects STM32F302XC to be defined for both the xB and xC variants (only RAM- and Flash-
/Zephyr-latest/tests/lib/cbprintf_fp/
DREADME.txt1 Footprint and Behavior Test for cbprintf variants
/Zephyr-latest/dts/arm/st/f4/
Dstm32f427.dtsi64 * some vX variants. Delete node in vX.dtsi.
77 * some vX variants. Delete node in vX.dtsi.
/Zephyr-latest/tests/kernel/common/
Dmultilib.txt5 Some architectures support different ISA variants, each backed a different
/Zephyr-latest/tests/lib/sprintf/
DREADME.txt5 This test verifies that sprintf() and its variants operate as expected.
/Zephyr-latest/boards/others/stm32_min_dev/doc/
Dindex.rst8 are two variants of the board:
118 variants respectively.
/Zephyr-latest/samples/modules/lvgl/accelerometer_chart/
DREADME.rst28 ``native_sim*`` board variants, making it possible to run this sample on
/Zephyr-latest/boards/silabs/radio_boards/
Dindex.rst20 There are two main variants of the Mainboard:
/Zephyr-latest/doc/hardware/porting/
Dboard_porting.rst170 Not all SoCs define CPU clusters or variants. For example a simple board
172 no variants.
277 boards such as the boards names, their SoCs, and variants.
318 This includes the SoC, board variants, and board revisions.
340 variants:
343 variants:
590 CPU clusters, and board variants in the base :file:`plank_defconfig` and only
834 defconfig which is only used for the board and SOC / variants identified by
838 used for the board regardless of the SOC / variants.
841 overlay which is only used for the board and SOC / variants identified by
[all …]
Dshields.rst125 Shield variants
128 Some shields may support several variants or revisions. In that case, it is
/Zephyr-latest/modules/cmsis-nn/
DKconfig39 their variants. The convolution is implemented in 2 steps: im2col
/Zephyr-latest/boards/st/nucleo_f030r8/doc/
Dindex.rst161 Nucleo F030R8 has some version of board variants.
162 `STM32 Nucleo-64 board User Manual`_ mentions to Nucleo board variants.
/Zephyr-latest/boards/shields/nrf7002ek/doc/
Dindex.rst61 The nRF7002 EK is available in four variants:
/Zephyr-latest/boards/bbc/microbit_v2/
Dbbc_microbit_v2.dts138 /* See https://tech.microbit.org/hardware/i2c/ for board variants */
/Zephyr-latest/samples/net/openthread/coprocessor/
DREADME.rst12 The Co-Processor can act in two variants: Network Co-Processor (NCP) and Radio
/Zephyr-latest/boards/arduino/nano_33_ble/doc/
Dindex.rst7 nRF52840 ARM Cortex-M4F CPU. Arduino sells 2 variants of the board, the
9 the inclusion of more sensors, but otherwise both variants are the same.
/Zephyr-latest/boards/bbc/microbit/
Dbbc_microbit.dts131 /* See https://tech.microbit.org/hardware/i2c/ for board variants */
/Zephyr-latest/boards/up-bridge-the-gap/up_squared/doc/
Dindex.rst14 This board configuration works on all three variants of `UP Squared`_
/Zephyr-latest/doc/releases/
Dmigration-guide-4.0.rst49 * The :c:macro:`DT_REG_ADDR` macro and its variants are now expanding into an
51 indexes use the :c:macro:`DT_REG_ADDR_RAW` variants.
52 * The :c:macro:`DT_REG_SIZE` macro and its variants are also expanding into
53 unsigned literals, no raw variants are provided at this stage.
130 Chip variants with open-drain outputs (``mcp23x09``, ``mcp23x18``) now correctly reflect this in
/Zephyr-latest/boards/st/stm32l1_disco/doc/
Dindex.rst14 are two variants of the board:
/Zephyr-latest/boards/st/st25dv_mb1283_disco/doc/
Dindex.rst40 It exists in two variants, MB1283 and MB1285.
/Zephyr-latest/doc/develop/sca/
Declair.rst107 different variants of repots in addition to the

123