Home
last modified time | relevance | path

Searched refs:dmas (Results 1 – 25 of 239) sorted by relevance

12345678910

/Zephyr-latest/include/zephyr/devicetree/
Ddma.h51 #define DT_DMAS_CTLR_BY_IDX(node_id, idx) DT_PHANDLE_BY_IDX(node_id, dmas, idx)
81 DT_PHANDLE_BY_NAME(node_id, dmas, name)
166 DT_PHA_BY_IDX(node_id, dmas, idx, cell)
177 DT_PHA_BY_IDX(DT_DRV_INST(inst), dmas, idx, cell)
221 DT_PHA_BY_NAME(node_id, dmas, name, cell)
240 DT_PHA_BY_NAME_OR(node_id, dmas, name, cell, default_value)
280 DT_PROP_HAS_NAME(node_id, dmas, name)
/Zephyr-latest/dts/arm/nxp/
Dnxp_rt11xx_cm4.dtsi66 dmas = <&edma_lpsr0 0 54>, <&edma_lpsr0 0 55>;
73 dmas = <&edma_lpsr0 0 56>, <&edma_lpsr0 0 57>;
80 dmas = <&edma_lpsr0 0 58>, <&edma_lpsr0 0 59>;
87 dmas = <&edma_lpsr0 0 60>, <&edma_lpsr0 0 61>;
94 dmas = <&edma_lpsr0 1 8>, <&edma_lpsr0 2 9>;
99 dmas = <&edma_lpsr0 3 10>, <&edma_lpsr0 4 11>;
104 dmas = <&edma_lpsr0 5 12>, <&edma_lpsr0 6 13>;
109 dmas = <&edma_lpsr0 7 14>, <&edma_lpsr0 8 15>;
114 dmas = <&edma_lpsr0 9 16>, <&edma_lpsr0 10 17>;
119 dmas = <&edma_lpsr0 11 18>, <&edma_lpsr0 12 19>;
[all …]
Dnxp_rt11xx_cm7.dtsi116 dmas = <&edma0 0 54>, <&edma0 0 55>;
123 dmas = <&edma0 0 56>, <&edma0 0 57>;
130 dmas = <&edma0 0 58>, <&edma0 0 59>;
137 dmas = <&edma0 0 60>, <&edma0 0 61>;
144 dmas = <&edma0 1 8>, <&edma0 2 9>;
149 dmas = <&edma0 3 10>, <&edma0 4 11>;
154 dmas = <&edma0 5 12>, <&edma0 6 13>;
159 dmas = <&edma0 7 14>, <&edma0 8 15>;
164 dmas = <&edma0 9 16>, <&edma0 10 17>;
169 dmas = <&edma0 11 18>, <&edma0 12 19>;
[all …]
/Zephyr-latest/include/zephyr/drivers/dma/
Ddma_esp32.h28 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
33 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
/Zephyr-latest/tests/drivers/uart/uart_async_api/boards/
Dsamd21_xpro.overlay17 dmas = <&dmac 0 3>, <&dmac 1 4>;
23 dmas = <&dmac 10 7>, <&dmac 11 8>;
Dsamc21n_xpro.overlay13 dmas = <&dmac 0 0x02>, <&dmac 1 0x03>;
23 dmas = <&dmac 10 0x0A>, <&dmac 11 0x0B>;
Dsame54_xpro.overlay19 dmas = <&dmac 0 6>, <&dmac 1 7>;
25 dmas = <&dmac 30 8>, <&dmac 31 9>;
Dsaml21_xpro.overlay17 dmas = <&dmac 0 0x03>, <&dmac 1 0x04>;
23 dmas = <&dmac 10 0x07>, <&dmac 11 0x08>;
Dsamr21_xpro.overlay17 dmas = <&dmac 0 1>, <&dmac 1 2>;
35 dmas = <&dmac 10 7>, <&dmac 11 8>;
Dsamr34_xpro.overlay13 dmas = <&dmac 0 0x01>, <&dmac 1 0x02>;
34 dmas = <&dmac 0 0x05>, <&dmac 1 0x06>;
Db_u585i_iot02a.overlay4 dmas = <&gpdma1 0 29 STM32_DMA_PERIPH_TX
Dstm32f3_disco.overlay4 dmas = <&dma1 7 STM32_DMA_PERIPH_TX>,
Dnucleo_f207zg.overlay4 dmas = <&dma2 7 5 0x28440 0x03>,
Dnucleo_u575zi_q.overlay8 dmas = <&gpdma1 0 27 STM32_DMA_PERIPH_TX
Dnucleo_f767zi.overlay4 dmas = <&dma2 7 5 0x28440 0x03>,
/Zephyr-latest/tests/drivers/i2c/i2c_target_api/boards/
Dmax78002evkit_max78002_m4.overlay8 dmas = <&dma0 0 MAX78_DMA_SLOT_I2C0_TX>, <&dma0 1 MAX78_DMA_SLOT_I2C0_RX>;
24 dmas = <&dma0 2 MAX78_DMA_SLOT_I2C1_TX>, <&dma0 3 MAX78_DMA_SLOT_I2C1_RX>;
/Zephyr-latest/samples/drivers/i2s/echo/boards/
Desp32s3_devkitc_procpu.overlay38 dmas = <&dma 3>;
48 dmas = <&dma 4>;
/Zephyr-latest/tests/drivers/spi/spi_loopback/boards/
Dsam_e70_xplained_same70q21.overlay10 dmas = <&xdmac 1 DMA_PERID_SPI0_TX>, <&xdmac 2 DMA_PERID_SPI0_RX>;
28 dmas = <&xdmac 3 DMA_PERID_SPI1_TX>, <&xdmac 4 DMA_PERID_SPI1_RX>;
Dsam_v71_xult_samv71q21.overlay10 dmas = <&xdmac 1 DMA_PERID_SPI0_TX>, <&xdmac 2 DMA_PERID_SPI0_RX>;
28 dmas = <&xdmac 3 DMA_PERID_SPI1_TX>, <&xdmac 4 DMA_PERID_SPI1_RX>;
Drpi_pico_delete_dma_props.overlay8 /delete-property/ dmas;
/Zephyr-latest/drivers/flash/
DKconfig.stm32_xspi6 DT_STM32_XSPI_1_HAS_DMA := $(dt_nodelabel_has_prop,xspi1,dmas)
7 DT_STM32_XSPI_2_HAS_DMA := $(dt_nodelabel_has_prop,xspi2,dmas)
DKconfig.stm32_ospi6 DT_STM32_OCTOSPI_1_HAS_DMA := $(dt_nodelabel_has_prop,octospi1,dmas)
7 DT_STM32_OCTOSPI_2_HAS_DMA := $(dt_nodelabel_has_prop,octospi2,dmas)
/Zephyr-latest/soc/atmel/sam0/common/
Datmel_sam0_dt.h26 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
34 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
/Zephyr-latest/tests/drivers/spi/spi_loopback/
Doverlay-sam-spi-dma.overlay14 dmas = <&dma0 1 DMA_PERID_SPI0_TX>, <&dma0 2 DMA_PERID_SPI0_RX>;
32 dmas = <&dma0 3 DMA_PERID_SPI1_TX>, <&dma0 4 DMA_PERID_SPI1_RX>;
/Zephyr-latest/dts/arm/st/f4/
Dstm32f411.dtsi38 dmas = <&dma2 3 3 0x400 0x3
51 dmas = <&dma2 1 4 0x400 0x3
64 dmas = <&dma2 6 7 0x400 0x3

12345678910