Home
last modified time | relevance | path

Searched refs:chan_ctrl (Results 1 – 2 of 2) sorted by relevance

/Zephyr-latest/drivers/dma/
Ddma_mchp_xec.c500 uint32_t chan_ctrl = 0U; in dma_xec_start() local
514 chan_ctrl = chregs->control; in dma_xec_start()
516 if (chan_ctrl & BIT(XEC_DMA_CHAN_CTRL_DIS_HWFL_POS)) { in dma_xec_start()
517 chan_ctrl |= BIT(XEC_DMA_CHAN_CTRL_SWFL_GO_POS); in dma_xec_start()
519 chan_ctrl |= BIT(XEC_DMA_CHAN_CTRL_HWFL_RUN_POS); in dma_xec_start()
523 chregs->control = chan_ctrl; in dma_xec_start()
585 uint32_t chan_ctrl = 0U; in dma_xec_get_status() local
595 chan_ctrl = chregs->control; in dma_xec_get_status()
597 if (chan_ctrl & BIT(XEC_DMA_CHAN_CTRL_BUSY_POS)) { in dma_xec_get_status()
608 if (chan_ctrl & BIT(XEC_DMA_CHAN_CTRL_DIS_HWFL_POS)) { in dma_xec_get_status()
[all …]
/Zephyr-latest/drivers/ieee802154/
Dieee802154_dw1000.c1276 uint32_t chan_ctrl = 0; in dwt_configure_rf_phy() local
1440 chan_ctrl |= DWT_CHAN_CTRL_DWSFD; in dwt_configure_rf_phy()
1444 chan_ctrl |= (chan & DWT_CHAN_CTRL_TX_CHAN_MASK) | in dwt_configure_rf_phy()
1449 chan_ctrl |= (BIT(rf_cfg->prf) << DWT_CHAN_CTRL_RXFPRF_SHIFT) & in dwt_configure_rf_phy()
1453 chan_ctrl |= (rf_cfg->tx_shr_code << DWT_CHAN_CTRL_TX_PCOD_SHIFT) & in dwt_configure_rf_phy()
1457 chan_ctrl |= (rf_cfg->rx_shr_code << DWT_CHAN_CTRL_RX_PCOD_SHIFT) & in dwt_configure_rf_phy()
1461 dwt_reg_write_u32(dev, DWT_CHAN_CTRL_ID, 0, chan_ctrl); in dwt_configure_rf_phy()
1462 LOG_DBG("CHAN_CTRL 0x%08x", chan_ctrl); in dwt_configure_rf_phy()