Home
last modified time | relevance | path

Searched refs:f (Results 1 – 23 of 23) sorted by relevance

/hal_xtensa-latest/src/hal/
Ddebug_hndlr.S86 bbci.l a3, DEBUGCAUSE_ICOUNT_SHIFT, 1f // ICOUNT trap?
89 j 3f
96 1: bbci.l a3, DEBUGCAUSE_IBREAK_SHIFT, 1f // IBREAK match?
99 j 3f
104 1: bbci.l a3, DEBUGCAUSE_DBREAK_SHIFT, 1f // DBREAK match?
110 j 3f
113 1: bbci.l a3, DEBUGCAUSE_BREAK_SHIFT, 1f // BREAK instruction?
121 j 3f
123 1: bbci.l a3, DEBUGCAUSE_BREAKN_SHIFT, 1f // BREAK.N instruction?
127 j 3f
[all …]
Dclock.S87 bnez a2, 1f
94 bnei a2, 1, 2f
101 bnei a2, 2, 3f
118 bnez a2, 1f
124 bnei a2, 1, 2f
130 bnei a2, 2, 3f
Dmem_ecc_parity.S100 bbsi.l a4, 4, 1f // branch if correctable error requested
126 bbci.l a8, MESR_ERRENAB_SHIFT, 1f
142 bbci.l a9, MESR_ERRENAB_SHIFT, 1f
255 bbsi.l a8, MESR_ERRTEST_SHIFT, 2f // was already in test mode
258 bbci.l a8, MESR_ERRENAB_SHIFT, 1f
261 beq a6, a9, 2f // clean update, done
262 bbci.l a9, MESR_RCE_SHIFT, 2f // we likely restored a lost RCE, just keep it
264 bbci.l a8, MESR_ERRENAB_SHIFT, 1f
Dcache_asm.S63 bltu a3, a4, 7f // use normal (line-by-line hit) function
78 loopgtz a7, 1f
136 bltu a3, a4, 7f // use normal (line-by-line hit) function
147 loopgtz a7, 1f
298 cacheattr_is_enabled 2f
311 icacheattr_is_enabled 2f
322 dcacheattr_is_enabled 2f
833 bgez aL, 1f // high bit set indicates masked update
845 …j 1f ; .align 8 ; 1: xsr.prefctl a2 ; isync // ensure XSR.PREFCTL;ISYNC wholly within an icache li…
871 bbci.l a2, 31, 1f // high bit set indicates masked update
[all …]
Dmp_asm.S58 bne a5, a3, 2f // skip write if *address != test_value
74 bne a4, a5, 2f // if a4 != ~SCOMPARE1 then done
Dint_asm.S417 bnone a2, a4, 1f
420 bnone a2, a4, 1f
423 bnone a2, a4, 1f
426 bnone a2, a4, 1f
DMakefile.in98 $(srcdir)/*) f=`echo "$$p" | sed "s|^$$srcdirstrip/||"`;; \
99 *) f=$$p;; \
101 am__strip_dir = f=`echo $$p | sed -e 's|^.*/||'`;
409 echo " ( cd '$(DESTDIR)$(libdir)' && $(RANLIB) $$f )"; \
410 ( cd "$(DESTDIR)$(libdir)" && $(RANLIB) $$f ) || exit $$?; \
Dmemcopy.S184 _bgeui a4, 4, 1f
245 beqz a4, 1f // if not, skip this to avoid extraneous loads/stores
Dwindowspill_asm.S321 bbsi.l a2, WSBITS-1, 2f // branch if current WINDOWBASE==original
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dtie.h126 XCHAL_SA_REG(s,0,0,2,0, f0, 4, 4, 4,0x0030, f,0 , 32,0,0,0) \
127 XCHAL_SA_REG(s,0,0,2,0, f1, 4, 4, 4,0x0031, f,1 , 32,0,0,0) \
128 XCHAL_SA_REG(s,0,0,2,0, f2, 4, 4, 4,0x0032, f,2 , 32,0,0,0) \
129 XCHAL_SA_REG(s,0,0,2,0, f3, 4, 4, 4,0x0033, f,3 , 32,0,0,0) \
130 XCHAL_SA_REG(s,0,0,2,0, f4, 4, 4, 4,0x0034, f,4 , 32,0,0,0) \
131 XCHAL_SA_REG(s,0,0,2,0, f5, 4, 4, 4,0x0035, f,5 , 32,0,0,0) \
132 XCHAL_SA_REG(s,0,0,2,0, f6, 4, 4, 4,0x0036, f,6 , 32,0,0,0) \
133 XCHAL_SA_REG(s,0,0,2,0, f7, 4, 4, 4,0x0037, f,7 , 32,0,0,0) \
134 XCHAL_SA_REG(s,0,0,2,0, f8, 4, 4, 4,0x0038, f,8 , 32,0,0,0) \
135 XCHAL_SA_REG(s,0,0,2,0, f9, 4, 4, 4,0x0039, f,9 , 32,0,0,0) \
[all …]
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dtie.h126 XCHAL_SA_REG(s,0,0,2,0, f0, 4, 4, 4,0x0030, f,0 , 32,0,0,0) \
127 XCHAL_SA_REG(s,0,0,2,0, f1, 4, 4, 4,0x0031, f,1 , 32,0,0,0) \
128 XCHAL_SA_REG(s,0,0,2,0, f2, 4, 4, 4,0x0032, f,2 , 32,0,0,0) \
129 XCHAL_SA_REG(s,0,0,2,0, f3, 4, 4, 4,0x0033, f,3 , 32,0,0,0) \
130 XCHAL_SA_REG(s,0,0,2,0, f4, 4, 4, 4,0x0034, f,4 , 32,0,0,0) \
131 XCHAL_SA_REG(s,0,0,2,0, f5, 4, 4, 4,0x0035, f,5 , 32,0,0,0) \
132 XCHAL_SA_REG(s,0,0,2,0, f6, 4, 4, 4,0x0036, f,6 , 32,0,0,0) \
133 XCHAL_SA_REG(s,0,0,2,0, f7, 4, 4, 4,0x0037, f,7 , 32,0,0,0) \
134 XCHAL_SA_REG(s,0,0,2,0, f8, 4, 4, 4,0x0038, f,8 , 32,0,0,0) \
135 XCHAL_SA_REG(s,0,0,2,0, f9, 4, 4, 4,0x0039, f,9 , 32,0,0,0) \
[all …]
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dtie.h126 XCHAL_SA_REG(s,0,0,2,0, f0, 4, 4, 4,0x0030, f,0 , 32,0,0,0) \
127 XCHAL_SA_REG(s,0,0,2,0, f1, 4, 4, 4,0x0031, f,1 , 32,0,0,0) \
128 XCHAL_SA_REG(s,0,0,2,0, f2, 4, 4, 4,0x0032, f,2 , 32,0,0,0) \
129 XCHAL_SA_REG(s,0,0,2,0, f3, 4, 4, 4,0x0033, f,3 , 32,0,0,0) \
130 XCHAL_SA_REG(s,0,0,2,0, f4, 4, 4, 4,0x0034, f,4 , 32,0,0,0) \
131 XCHAL_SA_REG(s,0,0,2,0, f5, 4, 4, 4,0x0035, f,5 , 32,0,0,0) \
132 XCHAL_SA_REG(s,0,0,2,0, f6, 4, 4, 4,0x0036, f,6 , 32,0,0,0) \
133 XCHAL_SA_REG(s,0,0,2,0, f7, 4, 4, 4,0x0037, f,7 , 32,0,0,0) \
134 XCHAL_SA_REG(s,0,0,2,0, f8, 4, 4, 4,0x0038, f,8 , 32,0,0,0) \
135 XCHAL_SA_REG(s,0,0,2,0, f9, 4, 4, 4,0x0039, f,9 , 32,0,0,0) \
[all …]
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore.h103 #define XCHAL__6(a,b,c,d,e,f, x, ...) x argument
104 #define XCHAL__7(a,b,c,d,e,f,g, x, ...) x argument
105 #define XCHAL__8(a,b,c,d,e,f,g,h, x, ...) x argument
106 #define XCHAL__9(a,b,c,d,e,f,g,h,i, x, ...) x argument
107 #define XCHAL__10(a,b,c,d,e,f,g,h,i,j, x, ...) x argument
108 #define XCHAL__11(a,b,c,d,e,f,g,h,i,j,k, x, ...) x argument
109 #define XCHAL__12(a,b,c,d,e,f,g,h,i,j,k,l, x, ...) x argument
110 #define XCHAL__13(a,b,c,d,e,f,g,h,i,j,k,l,m, x, ...) x argument
111 #define XCHAL__14(a,b,c,d,e,f,g,h,i,j,k,l,m,n, x, ...) x argument
112 #define XCHAL__15(a,b,c,d,e,f,g,h,i,j,k,l,m,n,o, x, ...) x argument
[all …]
/hal_xtensa-latest/include/xtensa/
Dcoreasm.h95 beqz \as, 2f // special case for zero argument: return -1
96 bltui \as, 0x10000, 1f // is it one of the 16 lsbits? (if so, check lower 16 bits)
100 1: bltui \as, 0x100, 1f // is it one of the 8 lsbits? (if so, check lower 8 bits)
103 1: bltui \as, 0x10, 1f // is it one of the 4 lsbits? (if so, check lower 4 bits)
106 1: bltui \as, 0x4, 1f // is it one of the 2 lsbits? (if so, check lower 2 bits)
109 1: bltui \as, 0x2, 1f // is it the lsbit?
212 floop_ \ar, 8, 9f
216 floopnez_ \ar, 8, 9f
220 floopgtz_ \ar, 8, 9f
326 j 1f
[all …]
Dmpuasm.h56 j 1f
68 beqz \a_num_entries, 4f // if no entries, skip loop
70 j 3f
77 beqz \a_num_entries, 4f // loop until done
Dcacheattrasm.h298 movi a6, 3f // PC where ITLB is set
302 j 3f
321 bltui a3, 16, 4f // done?
414 j 1f
Dxtruntime.h173 extern _xtos_handler _xtos_set_interrupt_handler( int n, _xtos_handler f );
174 extern _xtos_handler _xtos_set_interrupt_handler_arg( int n, _xtos_handler f, void *arg );
175 extern _xtos_handler _xtos_set_exception_handler( int n, _xtos_handler f );
/hal_xtensa-latest/include/xtensa/config/
Dcore.h1137 bnez a3, 99f
1139 j 90f
1143 bnei a3, 1, 99f
1145 j 90f
1149 bnei a3, 2, 99f
1151 j 90f
1155 bnei a3, 3, 99f
1157 j 90f
1161 bnei a3, 4, 99f
1163 j 90f
[all …]
/hal_xtensa-latest/
Daclocal.m495 rm -f conftest.lib libconftest.a
264 [if test -z "$AMDEP_TRUE" && test -f "$am_depcomp"; then
352 ${MAKE-make} -s -f confmf > /dev/null 2>&1; then
465 test -f "$dirpart/$file" && continue
529 if test -f $srcdir/config.status; then
615 # POSIX will say in a future version that running "rm -f" with no argument
623 if rm -f && rm -fr && rm -rf; then : OK; else
628 on the command line, even when the '-f' option is present. This is contrary
751 case `$am_make -s -f confmf 2> /dev/null` in #(
761 case `$am_make -s -f confmf 2> /dev/null` in #(
[all …]
Dconfigure3031 FILE *f = fopen ("conftest.out", "w");
3032 return ferror (f) || fclose (f) != 0;
3296 struct s1 {int (*f) (int a);};
3297 struct s2 {int (*f) (double a);};
3304 return f (e, argv, 0) != argv[0] || f (e, argv, 1) != argv[1];
4327 struct s1 {int (*f) (int a);};
4328 struct s2 {int (*f) (double a);};
4335 return f (e, argv, 0) != argv[0] || f (e, argv, 1) != argv[1];
DMakefile.in187 distuninstallcheck_listfiles = find . -type f -print
190 distcleancheck_listfiles = find . -type f -print
Dconfig.guess1381 http://git.savannah.gnu.org/gitweb/?p=config.git;a=blob_plain;f=config.guess;hb=HEAD
1383 http://git.savannah.gnu.org/gitweb/?p=config.git;a=blob_plain;f=config.sub;hb=HEAD
/hal_xtensa-latest/include/
DMakefile.in112 $(srcdir)/*) f=`echo "$$p" | sed "s|^$$srcdirstrip/||"`;; \
113 *) f=$$p;; \
115 am__strip_dir = f=`echo $$p | sed -e 's|^.*/||'`;