Home
last modified time | relevance | path

Searched refs:ADC_CSR_AWD1_Pos (Results 1 – 25 of 63) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1218 #define ADC_CSR_AWD1_Pos (0U) macro
1219 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32f410rx.h1218 #define ADC_CSR_AWD1_Pos (0U) macro
1219 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32f410tx.h1208 #define ADC_CSR_AWD1_Pos (0U) macro
1209 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32f401xc.h1320 #define ADC_CSR_AWD1_Pos (0U) macro
1321 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32f401xe.h1320 #define ADC_CSR_AWD1_Pos (0U) macro
1321 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32f411xe.h1323 #define ADC_CSR_AWD1_Pos (0U) macro
1324 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h1470 #define ADC_CSR_AWD1_Pos (0U) macro
1471 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l152xba.h1455 #define ADC_CSR_AWD1_Pos (0U) macro
1456 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l100xba.h1452 #define ADC_CSR_AWD1_Pos (0U) macro
1453 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l100xb.h1452 #define ADC_CSR_AWD1_Pos (0U) macro
1453 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xb.h1453 #define ADC_CSR_AWD1_Pos (0U) macro
1454 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xba.h1453 #define ADC_CSR_AWD1_Pos (0U) macro
1454 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l100xc.h1506 #define ADC_CSR_AWD1_Pos (0U) macro
1507 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xc.h1564 #define ADC_CSR_AWD1_Pos (0U) macro
1565 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xca.h1583 #define ADC_CSR_AWD1_Pos (0U) macro
1584 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xdx.h1600 #define ADC_CSR_AWD1_Pos (0U) macro
1601 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l151xe.h1600 #define ADC_CSR_AWD1_Pos (0U) macro
1601 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l152xc.h1560 #define ADC_CSR_AWD1_Pos (0U) macro
1561 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l152xca.h1600 #define ADC_CSR_AWD1_Pos (0U) macro
1601 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l152xdx.h1617 #define ADC_CSR_AWD1_Pos (0U) macro
1618 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l152xe.h1617 #define ADC_CSR_AWD1_Pos (0U) macro
1618 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l162xc.h1583 #define ADC_CSR_AWD1_Pos (0U) macro
1584 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l162xca.h1623 #define ADC_CSR_AWD1_Pos (0U) macro
1624 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l162xdx.h1640 #define ADC_CSR_AWD1_Pos (0U) macro
1641 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */
Dstm32l162xe.h1640 #define ADC_CSR_AWD1_Pos (0U) macro
1641 #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */

123