Home
last modified time | relevance | path

Searched refs:RCC_PLL2CFGR_PLL2REN (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_rcc.h4648 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN); in LL_RCC_PLL2_EnableDomain_ADC()
4660 CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN); in LL_RCC_PLL2_DisableDomain_ADC()
4670 return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN) == (RCC_PLL2CFGR_PLL2REN)) ? 1UL : 0UL); in LL_RCC_PLL2_IsEnabledDomain_ADC()
Dstm32u5xx_hal_rcc_ex.h533 #define RCC_PLL2_DIVR RCC_PLL2CFGR_PLL2REN
/hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h4762 SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN); in LL_RCC_PLL2R_Enable()
4774 CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN); in LL_RCC_PLL2R_Disable()
4804 return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN) == RCC_PLL2CFGR_PLL2REN) ? 1UL : 0UL); in LL_RCC_PLL2R_IsEnabled()
Dstm32h5xx_hal_rcc_ex.h542 #define RCC_PLL2_DIVR RCC_PLL2CFGR_PLL2REN
/hal_stm32-3.5.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_rcc_ex.c3198 …CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_… in HAL_RCCEx_DisablePLL2()
/hal_stm32-3.5.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_rcc_ex.c5383 …CLEAR_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN | RCC_PLL2CFGR_PLL2QEN | RCC_PLL2CFGR_PLL2REN | RCC_… in HAL_RCCEx_DisablePLL2()
/hal_stm32-3.5.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h8947 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk macro
Dstm32h562xx.h13288 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk macro
Dstm32h563xx.h15372 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk macro
Dstm32h573xx.h15917 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk macro
/hal_stm32-3.5.0/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h14559 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u535xx.h14046 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u575xx.h15417 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5a5xx.h17005 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u585xx.h15979 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5f7xx.h17976 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u595xx.h16443 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u599xx.h20169 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5g7xx.h18538 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5a9xx.h20731 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5g9xx.h21667 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro
Dstm32u5f9xx.h21105 #define RCC_PLL2CFGR_PLL2REN RCC_PLL2CFGR_PLL2REN_Msk /*!< PLL2 DIVR … macro