Home
last modified time | relevance | path

Searched refs:mask (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-2.7.6/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_cryp_ex.c953 uint32_t mask[4][3]; in HAL_CRYPEx_AES_Auth_IT() local
957 mask[0][0] = 0xFF000000U; mask[0][1] = 0xFFFF0000U; mask[0][2] = 0xFFFFFF00U; /* 32-bit data */ in HAL_CRYPEx_AES_Auth_IT()
958 mask[1][0] = 0x0000FF00U; mask[1][1] = 0x0000FFFFU; mask[1][2] = 0xFF00FFFFU; /* 16-bit data */ in HAL_CRYPEx_AES_Auth_IT()
959 mask[2][0] = 0x000000FFU; mask[2][1] = 0x0000FFFFU; mask[2][2] = 0x00FFFFFFU; /* 8-bit data */ in HAL_CRYPEx_AES_Auth_IT()
960 mask[3][0] = 0x000000FFU; mask[3][1] = 0x0000FFFFU; mask[3][2] = 0x00FFFFFFU; /* Bit data */ in HAL_CRYPEx_AES_Auth_IT()
1159 hcryp->Instance->DINR = ((*(uint32_t*)(inputaddr)) & mask[mask_index][difflengthmod4-1U]); in HAL_CRYPEx_AES_Auth_IT()
1248 hcryp->Instance->DINR = ((*(uint32_t*)(inputaddr)) & mask[mask_index][difflengthmod4-1U]); in HAL_CRYPEx_AES_Auth_IT()
2244 uint32_t mask[4][3] ; in CRYP_AES_Auth_IT() local
2248 mask[0][0] = 0xFF000000U; mask[0][1] = 0xFFFF0000U; mask[0][2] = 0xFFFFFF00U; /* 32-bit data */ in CRYP_AES_Auth_IT()
2249 mask[1][0] = 0x0000FF00U; mask[1][1] = 0x0000FFFFU; mask[1][2] = 0xFF00FFFFU; /* 16-bit data */ in CRYP_AES_Auth_IT()
[all …]
Dstm32l4xx_ll_fmc.c195 uint32_t mask; in FMC_NORSRAM_Init() local
258 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
272 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
274 mask |= FMC_BCR1_WFDIS; in FMC_NORSRAM_Init()
277 mask |= FMC_BCRx_NBLSET; in FMC_NORSRAM_Init()
279 mask |= FMC_BCRx_CPSIZE; in FMC_NORSRAM_Init()
281 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_fmc.c177 uint32_t mask; in FMC_NORSRAM_Init() local
230 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
244 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
245 mask |= FMC_BCR1_WFDIS; in FMC_NORSRAM_Init()
246 mask |= FMC_BCRx_NBLSET; in FMC_NORSRAM_Init()
247 mask |= FMC_BCRx_CPSIZE; in FMC_NORSRAM_Init()
249 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
Dstm32u5xx_hal_cryp.c2725 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2774 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3551 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3764 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
4856 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4945 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4990 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
5051 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
5112 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
5270 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_IT()
/hal_stm32-2.7.6/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_fmc.c177 uint32_t mask; in FMC_NORSRAM_Init() local
230 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
244 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
245 mask |= FMC_BCR1_WFDIS; in FMC_NORSRAM_Init()
246 mask |= FMC_BCRx_NBLSET; in FMC_NORSRAM_Init()
247 mask |= FMC_BCRx_CPSIZE; in FMC_NORSRAM_Init()
249 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
Dstm32l5xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2553 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3497 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
4646 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4752 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4806 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4865 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
4927 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
5096 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_IT()
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_fmc.c188 uint32_t mask; in FMC_NORSRAM_Init() local
241 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
255 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
256 mask |= FMC_BCR1_WFDIS; in FMC_NORSRAM_Init()
257 mask |= FMC_BCRx_NBLSET; in FMC_NORSRAM_Init()
258 mask |= FMC_BCRx_CPSIZE; in FMC_NORSRAM_Init()
260 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
Dstm32g4xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2553 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3497 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
4646 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4752 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4806 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4865 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
4927 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
5096 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_IT()
/hal_stm32-2.7.6/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_ll_fsmc.c160 uint32_t mask; in FSMC_NORSRAM_Init() local
208 mask = (FSMC_BCRx_MBKEN | in FSMC_NORSRAM_Init()
222 mask |= FSMC_BCRx_WRAPMOD; in FSMC_NORSRAM_Init()
223 mask |= FSMC_BCRx_CPSIZE; in FSMC_NORSRAM_Init()
225 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FSMC_NORSRAM_Init()
/hal_stm32-2.7.6/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_fmc.c194 uint32_t mask; in FMC_NORSRAM_Init() local
244 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
258 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
259 mask |= FMC_BCR1_WFDIS; in FMC_NORSRAM_Init()
260 mask |= FMC_BCRx_CPSIZE; in FMC_NORSRAM_Init()
262 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
Dstm32h7xx_hal_jpeg.c2002 uint32_t mask = 0; in HAL_JPEG_Pause() local
2024 mask |= (JPEG_IT_IFT | JPEG_IT_IFNF); in HAL_JPEG_Pause()
2029 mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC); in HAL_JPEG_Pause()
2031 __HAL_JPEG_DISABLE_IT(hjpeg, mask); in HAL_JPEG_Pause()
2055 uint32_t mask = 0; in HAL_JPEG_Resume() local
2146 mask |= (JPEG_IT_IFT | JPEG_IT_IFNF); in HAL_JPEG_Resume()
2151 mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC); in HAL_JPEG_Resume()
2153 __HAL_JPEG_ENABLE_IT(hjpeg, mask); in HAL_JPEG_Resume()
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_ipcc.c454 uint32_t mask; in HAL_IPCC_NotifyCPU() local
467 …mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIn… in HAL_IPCC_NotifyCPU()
468 if ((hipcc->callbackRequest & mask) == mask) in HAL_IPCC_NotifyCPU()
Dstm32wbxx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2553 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3497 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4162 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESCCM_Process_IT()
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4794 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4907 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
[all …]
/hal_stm32-2.7.6/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_hal_ipcc.c467 uint32_t mask; in HAL_IPCC_NotifyCPU() local
484 …mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIn… in HAL_IPCC_NotifyCPU()
485 if ((hipcc->callbackRequest & mask) == mask) in HAL_IPCC_NotifyCPU()
Dstm32wlxx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2553 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3497 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4162 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESCCM_Process_IT()
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4794 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4907 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
[all …]
Dstm32wlxx_hal_subghz.c1732 uint32_t mask; in SUBGHZ_WaitOnBusy() local
1740 mask = LL_PWR_IsActiveFlag_RFBUSYMS(); in SUBGHZ_WaitOnBusy()
1749 } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL); in SUBGHZ_WaitOnBusy()
/hal_stm32-2.7.6/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_ipcc.c466 uint32_t mask; in HAL_IPCC_NotifyCPU() local
483 …mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIn… in HAL_IPCC_NotifyCPU()
484 if ((hipcc->callbackRequest & mask) == mask) in HAL_IPCC_NotifyCPU()
/hal_stm32-2.7.6/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_hal_jpeg.c2018 uint32_t mask = 0; in HAL_JPEG_Pause() local
2027 mask |= JPEG_DMA_IDMA; in HAL_JPEG_Pause()
2032 mask |= JPEG_DMA_ODMA; in HAL_JPEG_Pause()
2034 JPEG_DISABLE_DMA(hjpeg, mask); in HAL_JPEG_Pause()
2043 mask |= (JPEG_IT_IFT | JPEG_IT_IFNF); in HAL_JPEG_Pause()
2048 mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC); in HAL_JPEG_Pause()
2050 __HAL_JPEG_DISABLE_IT(hjpeg, mask); in HAL_JPEG_Pause()
2074 uint32_t mask = 0; in HAL_JPEG_Resume() local
2090 mask |= JPEG_DMA_IDMA; in HAL_JPEG_Resume()
2118 mask |= JPEG_DMA_ODMA; in HAL_JPEG_Resume()
[all …]
Dstm32f7xx_hal_cryp.c5602 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
5707 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
5845 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
5906 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
6020 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6180 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6250 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
6321 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6455 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
/hal_stm32-2.7.6/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_ll_fsmc.c212 uint32_t mask; in FSMC_NORSRAM_Init() local
260 mask = (FSMC_BCRx_MBKEN | in FSMC_NORSRAM_Init()
274 mask |= FSMC_BCRx_WRAPMOD; in FSMC_NORSRAM_Init()
275 mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */ in FSMC_NORSRAM_Init()
277 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FSMC_NORSRAM_Init()
/hal_stm32-2.7.6/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_fmc.c205 uint32_t mask; in FMC_NORSRAM_Init() local
253 mask = (FMC_BCRx_MBKEN | in FMC_NORSRAM_Init()
267 mask |= FMC_BCRx_WRAPMOD; in FMC_NORSRAM_Init()
268 mask |= FMC_BCR1_CCLKEN; in FMC_NORSRAM_Init()
270 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FMC_NORSRAM_Init()
/hal_stm32-2.7.6/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_fsmc.c199 uint32_t mask; in FSMC_NORSRAM_Init() local
245 mask = (FSMC_BCR1_MBKEN | in FSMC_NORSRAM_Init()
259 mask |= FSMC_BCR1_WRAPMOD; in FSMC_NORSRAM_Init()
261 MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg); in FSMC_NORSRAM_Init()
/hal_stm32-2.7.6/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
2553 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_DMAInCplt()
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3497 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESGCM_Process_IT()
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4162 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_AESCCM_Process_IT()
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4794 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase()
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4907 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)]; in CRYP_GCMCCM_SetHeaderPhase_DMA()
[all …]
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_hrtim.h3559 uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]); in LL_HRTIM_SetADCPostScaler() local
3562 MODIFY_REG(HRTIMx->sCommonRegs.ADCPS1, (uint32_t)mask, (uint32_t)ratio); in LL_HRTIM_SetADCPostScaler()
3563 MODIFY_REG(HRTIMx->sCommonRegs.ADCPS2, (uint32_t)(mask >> 32U), (uint32_t)(ratio >> 32U)); in LL_HRTIM_SetADCPostScaler()
3599 uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]); in LL_HRTIM_GetADCPostScaler() local
3602 return (uint32_t)((ratio & mask) >> (REG_OFFSET_TAB_ADCPSx[ADCTrig])) ; in LL_HRTIM_GetADCPostScaler()
9605 uint64_t mask; in LL_HRTIM_FLT_Config() local
9610 …mask = ((uint64_t)(HRTIM_FLTINR1_FLT1P | HRTIM_FLTINR1_FLT1SRC_0) << REG_SHIFT_TAB_FLTxF[iFault]) … in LL_HRTIM_FLT_Config()
9613 MODIFY_REG(*pReg1, (uint32_t)(mask), (uint32_t)(cfg)); in LL_HRTIM_FLT_Config()
9614 MODIFY_REG(*pReg2, (uint32_t)(mask >> 32U), (uint32_t)(cfg >> 32U)); in LL_HRTIM_FLT_Config()
9649 …uint64_t mask = ( (uint64_t)(HRTIM_FLTINR1_FLT1SRC_0) << REG_SHIFT_TAB_FLTxF[iFault]) | /* t… in LL_HRTIM_FLT_SetSrc() local
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_cryp.c5608 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
5713 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
5851 tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
5912 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
6026 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6186 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6256 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */
6327 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
6461 tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];

12