Home
last modified time | relevance | path

Searched refs:TIMER2_BASE (Results 1 – 25 of 239) sorted by relevance

12345678910

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg309f32.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg309f64.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg310f32.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg322f32.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg322f64.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg350f32.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg350f64.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32hg310f64.h292 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
329 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg900f256.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg980f128.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg980f256.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg980f64.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg990f128.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg990f256.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg990f64.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg995f128.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg995f256.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
Defm32wg995f64.h357 #define TIMER2_BASE (0x40010800UL) /**< TIMER2 base address */ macro
409 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base pointer */
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21a010f1024im32.h641 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
643 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
882 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21a010f512im32.h641 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
643 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
882 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21a010f768im32.h641 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
643 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
882 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21a020f1024im32.h643 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
645 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
884 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21a020f512im32.h643 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
645 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
884 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21a020f768im32.h643 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
645 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
884 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…
Defr32mg21b010f1024im32.h641 #define TIMER2_BASE (TIMER2_S_BASE) /* TIMER2 base address */ macro
643 #define TIMER2_BASE (TIMER2_NS_BASE) /* TIMER2 base address */ macro
882 #define TIMER2 ((TIMER_TypeDef *) TIMER2_BASE) /**< TIMER2 base p…

12345678910