Home
last modified time | relevance | path

Searched refs:By (Results 1 – 25 of 427) sorted by relevance

12345678910>>...18

/Zephyr-latest/boards/st/nucleo_h503rb/
Dst_morpho_connector.dtsi19 /* By default, PA13 and PA14 are used as SWD signals
44 /* By default, connected to USB connector (SB13=ON, SB17=ON) */
47 /* By default, connected to USB connector (SB13=ON, SB17=ON) */
/Zephyr-latest/samples/drivers/jesd216/
DREADME.rst45 ET1: instr 20h for 4096 By; typ 48 ms, max 384 ms
46 ET2: instr 52h for 32768 By; typ 240 ms, max 1920 ms
47 ET3: instr D8h for 65536 By; typ 480 ms, max 3840 ms
51 Page size: 256 By
/Zephyr-latest/boards/st/stm32mp157c_dk2/support/
Dopenocd.cfg3 # By default the port 3333 is assigned for the Cortex-A debug. Disable them
/Zephyr-latest/boards/infineon/cy8ckit_062s2_ai/support/
Dopenocd.cfg4 # By default connect over Debug USB port
/Zephyr-latest/boards/st/nucleo_h745zi_q/
Dnucleo_h745zi_q_stm32h745xx_m4_defconfig7 # By default SERIAL peripherals are assigned to m7
/Zephyr-latest/boards/st/nucleo_h755zi_q/
Dnucleo_h755zi_q_stm32h755xx_m4_defconfig7 # By default SERIAL peripherals are assigned to m7
/Zephyr-latest/boards/st/stm32h747i_disco/
Dstm32h747i_disco_stm32h747xx_m4_defconfig16 # By default CONSOLE is assigned to m7
/Zephyr-latest/boards/infineon/cy8cproto_062_4343w/support/
Dopenocd.cfg9 # By default connect over Debug USB port
/Zephyr-latest/boards/st/stm32h745i_disco/
Dstm32h745i_disco_stm32h745xx_m4_defconfig8 # By default SERIAL peripherals are assigned to m7
/Zephyr-latest/boards/cypress/cy8ckit_062_ble/support/
Dopenocd.cfg9 # By default connect over Debug USB port
/Zephyr-latest/boards/cypress/cy8ckit_062_wifi_bt/support/
Dopenocd.cfg9 # By default connect over Debug USB port
/Zephyr-latest/boards/infineon/cy8cproto_063_ble/support/
Dopenocd.cfg10 # By default connect over Debug USB port
/Zephyr-latest/boards/silabs/radio_boards/slwrb4104a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/slwrb4161a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/slwrb4170a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/slwrb4180a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/slwrb4250b/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/slwrb4255a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/xg23_rb4210a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/radio_boards/xg24_rb4187c/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/soc/nxp/lpc/lpc55xxx/
DKconfig.defconfig29 # By default, CMSIS SystemInit will enable the clock to these RAM banks.
35 # By default, USB RAM is assumed to be present.
/Zephyr-latest/samples/bluetooth/bap_broadcast_source/
DKconfig25 # By default let's enable it in the platforms we know are capable of supporting it
34 # By default, use the USB Audio path is disabled.
/Zephyr-latest/subsys/rtio/
DKconfig16 adds a small RAM overhead for a single semaphore. By default wait_for will
28 This adds a small RAM overhead for a single semaphore. By default the call
/Zephyr-latest/boards/silabs/radio_boards/slwrb4321a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface
/Zephyr-latest/boards/silabs/starter_kits/slstk3701a/support/
Dopenocd.cfg4 # By default connect over Debug USB port using the J-Link interface

12345678910>>...18