Home
last modified time | relevance | path

Searched refs:MODE (Results 1 – 16 of 16) sorted by relevance

/hal_microchip-latest/mec5/drivers/
Dmec_qspi.c84 uint32_t fdiv = (base->MODE & MEC_QSPI_MODE_CLKDIV_Msk) >> MEC_QSPI_MODE_CLKDIV_Pos; in qspi_get_freq()
107 fdiv = (base->MODE & MEC_QSPI_MODE_CLKDIV_Msk) >> MEC_QSPI_MODE_CLKDIV_Pos; in mec_hal_qspi_freq_div()
127 return (uint16_t)((base->MODE & MEC_QSPI_MODE_CLKDIV_Msk) >> MEC_QSPI_MODE_CLKDIV_Pos); in mec_hal_qspi_freq_div_raw()
136 return (regs->MODE & MEC_BIT(MEC_QSPI_MODE_ACTV_Pos)) ? true : false; in mec_hal_qspi_is_enabled()
160 uint32_t clkdiv = (base->MODE & MEC_QSPI_MODE_CLKDIV_Msk) >> MEC_QSPI_MODE_CLKDIV_Pos; in qspi_byte_time_ns()
224 base->MODE = ((base->MODE & (uint32_t)~MEC_QSPI_MODE_CLKDIV_Msk) in qspi_set_freq()
256 base->MODE |= MEC_BIT(MEC_QSPI_MODE_SRST_Pos); in qspi_reset()
305 saved[0] = base->MODE & (MEC_QSPI_MODE_CPOL_Msk | MEC_QSPI_MODE_CPHA_MOSI_Msk in mec_hal_qspi_reset_sr()
315 base->MODE = saved[0]; in mec_hal_qspi_reset_sr()
355 uint32_t fdiv = (base->MODE & MEC_QSPI_MODE_CLKDIV_Msk) >> MEC_QSPI_MODE_CLKDIV_Pos; in qspi_compute_byte_time_ns()
[all …]
Dmec_eeprom.c40 regs->MODE |= MEC_BIT(MEC_EEPROM_CTRL_MODE_SRST_Pos); in mec_hal_eeprom_init()
42 regs->MODE = 0; in mec_hal_eeprom_init()
67 regs->MODE |= MEC_BIT(MEC_EEPROM_CTRL_MODE_ACTV_Pos); in mec_hal_eeprom_init()
102 regs->MODE |= MEC_BIT(MEC_EEPROM_CTRL_MODE_ACTV_Pos); in mec_hal_eeprom_activate()
104 regs->MODE &= (uint32_t)~MEC_BIT(MEC_EEPROM_CTRL_MODE_ACTV_Pos); in mec_hal_eeprom_activate()
/hal_microchip-latest/mec5/devices/common/
Dmec5_eeprom_ctrl_v1.h18 …__IOM uint32_t MODE; /*!< (@ 0x00000000) Mode register … member
Dmec5_gspi_v2.h18 …__IOM uint32_t MODE; /*!< (@ 0x00000000) GSPI Mode … member
Dmec5_qspi_v2.h33 …__IOM uint32_t MODE; /*!< (@ 0x00000000) QSPI mode, chip select, clock di… member
Dmec5_qspi_v2_1.h33 …__IOM uint32_t MODE; /*!< (@ 0x00000000) QSPI mode, chip select, clock di… member
/hal_microchip-latest/pic32c/pic32cxsg/include/fixups/component/
Dcmcc_component_fixup_pic32cxsg.h103 uint32_t MODE:2; /*!< bit: 0.. 1 Cache Controller Monitor Counter Mode */ member
Dqspi_component_fixup_pic32cxsg.h28 uint32_t MODE:1; /*!< bit: 0 Serial Memory Mode */ member
Drtc_component_fixup_pic32cxsg.h16 uint16_t MODE:2; /*!< bit: 2.. 3 Operating Mode */ member
35 uint16_t MODE:2; /*!< bit: 2.. 3 Operating Mode */ member
53 uint16_t MODE:2; /*!< bit: 2.. 3 Operating Mode */ member
Dsercom_component_fixup_pic32cxsg.h16 uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */ member
42 uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */ member
68 uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */ member
124 uint32_t MODE:3; /*!< bit: 2.. 4 Operating Mode */ member
Dpdec_component_fixup_pic32cxsg.h16 uint32_t MODE:2; /*!< bit: 2.. 3 Operation Mode */ member
Doscctrl_component_fixup_pic32cxsg.h281 uint8_t MODE:1; /*!< bit: 0 Operating Mode Selection */ member
Dtc_component_fixup_pic32cxsg.h16 uint32_t MODE:2; /*!< bit: 2.. 3 Timer Counter Mode */ member
Dusb_component_fixup_pic32cxsg.h425 uint8_t MODE:1; /*!< bit: 7 Operating Mode */ member
/hal_microchip-latest/mec/mec1501/component/
Dqmspi.h403 __IOM uint32_t MODE; member
/hal_microchip-latest/mec/
DMCHP_MEC1701.h24576 …__IO uint32_t MODE : 2; /*!< [2..3] Timer Mode. 3=Measurement Mode; 2=One Sh… member