Home
last modified time | relevance | path

Searched refs:GDMA_OUT_PERI_SEL_CH0_REG (Results 1 – 6 of 6) sorted by relevance

/hal_espressif-latest/components/esp_hw_support/port/esp32c6/private_include/
Dsleep_gdma_retention_context.inc13 …N_INT_ENA_CH0_REG / GDMA_OUT_INT_ENA_CH0_REG / GDMA_IN_PERI_SEL_CH0_REG / GDMA_OUT_PERI_SEL_CH0_REG
/hal_espressif-latest/components/esp_hw_support/port/esp32h2/private_include/
Dsleep_gdma_retention_context.inc13 …N_INT_ENA_CH0_REG / GDMA_OUT_INT_ENA_CH0_REG / GDMA_IN_PERI_SEL_CH0_REG / GDMA_OUT_PERI_SEL_CH0_REG
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dgdma_reg.h1052 #define GDMA_OUT_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0x100) macro
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dgdma_reg.h1936 #define GDMA_OUT_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0x100) macro
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dgdma_reg.h1936 #define GDMA_OUT_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0x100) macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Dgdma_reg.h1038 #define GDMA_OUT_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0xA8) macro