Home
last modified time | relevance | path

Searched refs:DR_REG_SYSCON_BASE (Results 1 – 12 of 12) sorted by relevance

/hal_espressif-latest/components/soc/esp32s3/include/soc/
Dsyscon_reg.h15 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x0)
41 #define SYSCON_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x4)
61 #define SYSCON_CLK_OUT_EN_REG (DR_REG_SYSCON_BASE + 0x8)
129 #define SYSCON_WIFI_BB_CFG_REG (DR_REG_SYSCON_BASE + 0xC)
137 #define SYSCON_WIFI_BB_CFG_2_REG (DR_REG_SYSCON_BASE + 0x10)
145 #define SYSCON_WIFI_CLK_EN_REG (DR_REG_SYSCON_BASE + 0x14)
153 #define SYSCON_WIFI_RST_EN_REG (DR_REG_SYSCON_BASE + 0x18)
226 #define SYSCON_HOST_INF_SEL_REG (DR_REG_SYSCON_BASE + 0x1C)
234 #define SYSCON_EXT_MEM_PMS_LOCK_REG (DR_REG_SYSCON_BASE + 0x20)
242 #define SYSCON_EXT_MEM_WRITEBACK_BYPASS_REG (DR_REG_SYSCON_BASE + 0x24)
[all …]
Dreg_base.h40 #define DR_REG_SYSCON_BASE 0x60026000 macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Dsyscon_reg.h14 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x000)
34 #define SYSCON_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x004)
54 #define SYSCON_CLK_OUT_EN_REG (DR_REG_SYSCON_BASE + 0x008)
122 #define SYSCON_HOST_INF_SEL_REG (DR_REG_SYSCON_BASE + 0x00C)
130 #define SYSCON_EXT_MEM_PMS_LOCK_REG (DR_REG_SYSCON_BASE + 0x010)
138 #define SYSCON_FLASH_ACE0_ATTR_REG (DR_REG_SYSCON_BASE + 0x014)
146 #define SYSCON_FLASH_ACE1_ATTR_REG (DR_REG_SYSCON_BASE + 0x018)
154 #define SYSCON_FLASH_ACE2_ATTR_REG (DR_REG_SYSCON_BASE + 0x01C)
162 #define SYSCON_FLASH_ACE3_ATTR_REG (DR_REG_SYSCON_BASE + 0x020)
170 #define SYSCON_FLASH_ACE0_ADDR_REG (DR_REG_SYSCON_BASE + 0x024)
[all …]
Dreg_base.h56 #define DR_REG_SYSCON_BASE 0x3f426000 macro
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dsyscon_reg.h15 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x0)
41 #define SYSCON_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x4)
61 #define SYSCON_CLK_OUT_EN_REG (DR_REG_SYSCON_BASE + 0x8)
129 #define SYSCON_WIFI_BB_CFG_REG (DR_REG_SYSCON_BASE + 0xC)
137 #define SYSCON_WIFI_BB_CFG_2_REG (DR_REG_SYSCON_BASE + 0x10)
145 #define SYSCON_WIFI_CLK_EN_REG (DR_REG_SYSCON_BASE + 0x14)
153 #define SYSCON_WIFI_RST_EN_REG (DR_REG_SYSCON_BASE + 0x18)
214 #define SYSCON_HOST_INF_SEL_REG (DR_REG_SYSCON_BASE + 0x1C)
222 #define SYSCON_EXT_MEM_PMS_LOCK_REG (DR_REG_SYSCON_BASE + 0x20)
230 #define SYSCON_FLASH_ACE0_ATTR_REG (DR_REG_SYSCON_BASE + 0x28)
[all …]
Dreg_base.h35 #define DR_REG_SYSCON_BASE 0x60026000 macro
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Dsyscon_reg.h14 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x000)
40 #define SYSCON_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x004)
60 #define SYSCON_CLK_OUT_EN_REG (DR_REG_SYSCON_BASE + 0x008)
128 #define SYSCON_WIFI_BB_CFG_REG (DR_REG_SYSCON_BASE + 0x00C)
136 #define SYSCON_WIFI_BB_CFG_2_REG (DR_REG_SYSCON_BASE + 0x010)
144 #define SYSCON_WIFI_CLK_EN_REG (DR_REG_SYSCON_BASE + 0x014)
152 #define SYSCON_WIFI_RST_EN_REG (DR_REG_SYSCON_BASE + 0x018)
222 #define SYSCON_HOST_INF_SEL_REG (DR_REG_SYSCON_BASE + 0x01C)
230 #define SYSCON_EXT_MEM_PMS_LOCK_REG (DR_REG_SYSCON_BASE + 0x020)
238 #define SYSCON_FLASH_ACE0_ATTR_REG (DR_REG_SYSCON_BASE + 0x028)
[all …]
Dreg_base.h41 #define DR_REG_SYSCON_BASE 0x60026000 macro
/hal_espressif-latest/components/soc/esp32/include/soc/
Dsyscon_reg.h18 #define SYSCON_SYSCLK_CONF_REG (DR_REG_SYSCON_BASE + 0x0)
50 #define SYSCON_XTAL_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x4)
58 #define SYSCON_PLL_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0x8)
66 #define SYSCON_CK8M_TICK_CONF_REG (DR_REG_SYSCON_BASE + 0xC)
74 #define SYSCON_SARADC_CTRL_REG (DR_REG_SYSCON_BASE + 0x10)
157 #define SYSCON_SARADC_CTRL2_REG (DR_REG_SYSCON_BASE + 0x14)
183 #define SYSCON_SARADC_FSM_REG (DR_REG_SYSCON_BASE + 0x18)
209 #define SYSCON_SARADC_SAR1_PATT_TAB1_REG (DR_REG_SYSCON_BASE + 0x1C)
217 #define SYSCON_SARADC_SAR1_PATT_TAB2_REG (DR_REG_SYSCON_BASE + 0x20)
225 #define SYSCON_SARADC_SAR1_PATT_TAB3_REG (DR_REG_SYSCON_BASE + 0x24)
[all …]
Dreg_base.h50 #define DR_REG_SYSCON_BASE 0x3ff66000 macro
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32/
Dmem_definition.py57 DR_REG_SYSCON_BASE = 0x3FF66000 variable in EfuseDefineRegisters
58 APB_CTL_DATE_ADDR = DR_REG_SYSCON_BASE + 0x7C
/hal_espressif-latest/tools/esptool_py/esptool/targets/
Desp32.py58 DR_REG_SYSCON_BASE = 0x3FF66000 variable in ESP32ROM
59 APB_CTL_DATE_ADDR = DR_REG_SYSCON_BASE + 0x7C