Home
last modified time | relevance | path

Searched refs:ID_HCACHE (Results 1 – 18 of 18) sorted by relevance

/hal_atmel-3.5.0-3.4.0/asf/sam/include/sam4l/
Dsam4lc2a.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc2b.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc2c.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc4a.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc4c.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc8a.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc8b.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls4c.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc4b.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4lc8c.h532 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls2a.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls2b.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls4b.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls2c.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls4a.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls8a.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls8b.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro
Dsam4ls8c.h523 #define ID_HCACHE 33 /**< \brief Cortex M I&D Cache Controller (HCACHE) */ macro