Home
last modified time | relevance | path

Searched refs:DEFINE_MM_REG_READ (Results 1 – 4 of 4) sorted by relevance

/Zephyr-latest/drivers/i2c/
Di2c_dw_registers.h168 DEFINE_MM_REG_READ(con, DW_IC_REG_CON, 32)
171 DEFINE_MM_REG_READ(cmd_data, DW_IC_REG_DATA_CMD, 32)
182 DEFINE_MM_REG_READ(intr_stat, DW_IC_REG_INTR_STAT, 32)
194 DEFINE_MM_REG_READ(clr_intr, DW_IC_REG_CLR_INTR, 32)
195 DEFINE_MM_REG_READ(clr_stop_det, DW_IC_REG_CLR_STOP_DET, 32)
196 DEFINE_MM_REG_READ(clr_start_det, DW_IC_REG_CLR_START_DET, 32)
197 DEFINE_MM_REG_READ(clr_gen_call, DW_IC_REG_CLR_GEN_CALL, 32)
198 DEFINE_MM_REG_READ(clr_tx_abrt, DW_IC_REG_CLR_TX_ABRT, 32)
199 DEFINE_MM_REG_READ(clr_rx_under, DW_IC_REG_CLR_RX_UNDER, 32)
200 DEFINE_MM_REG_READ(clr_rx_over, DW_IC_REG_CLR_RX_OVER, 32)
[all …]
Di2c_dw.h139 #define DEFINE_MM_REG_READ(__reg, __off, __sz) \ macro
/Zephyr-latest/drivers/spi/
Dspi_dw_regs.h46 DEFINE_MM_REG_READ(ctrlr0, DW_SPI_REG_CTRLR0, 32)
49 DEFINE_MM_REG_READ(rxftlr, DW_SPI_REG_RXFTLR, 32)
50 DEFINE_MM_REG_READ(txftlr, DW_SPI_REG_TXFTLR, 32)
52 DEFINE_MM_REG_READ(dr, DW_SPI_REG_DR, 32)
53 DEFINE_MM_REG_READ(ssi_comp_version, DW_SPI_REG_SSI_COMP_VERSION, 32)
57 DEFINE_MM_REG_READ(ctrlr1, DW_SPI_REG_CTRLR1, 32)
61 DEFINE_MM_REG_READ(ctrlr1, DW_SPI_REG_CTRLR1, 16)
Dspi_dw.h145 #define DEFINE_MM_REG_READ(__reg, __off, __sz) \ macro
291 DEFINE_MM_REG_READ(txflr, DW_SPI_REG_TXFLR, 32)
292 DEFINE_MM_REG_READ(rxflr, DW_SPI_REG_RXFLR, 32)
297 DEFINE_MM_REG_READ(imr, DW_SPI_REG_IMR, 32)
298 DEFINE_MM_REG_READ(isr, DW_SPI_REG_ISR, 32)
302 DEFINE_MM_REG_READ(imr, DW_SPI_REG_IMR, 8)
303 DEFINE_MM_REG_READ(isr, DW_SPI_REG_ISR, 8)