Home
last modified time | relevance | path

Searched refs:sys_write8 (Results 1 – 25 of 40) sorted by relevance

12

/Zephyr-Core-3.6.0/drivers/i2c/
Di2c_mchp_mss.c138 sys_write8((ctrl | PCLK_DIV_960), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_configure()
141 sys_write8((ctrl | PCLK_DIV_256), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_configure()
177 sys_write8((ctrl | CTRL_STA), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_read()
206 sys_write8((ctrl | CTRL_STA), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_write()
210 sys_write8((ctrl & ~CTRL_SI), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_write()
245 sys_write8((ctrl & ~CTRL_ENS1), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_reset()
249 sys_write8((ctrl | CTRL_ENS1), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_reset()
267 sys_write8((ctrl & ~CTRL_STA), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_irq_handler()
269 sys_write8(data->target_addr | data->dir, cfg->i2c_base_addr + CORE_I2C_DATA); in mss_i2c_irq_handler()
278 sys_write8((ctrl | CTRL_STA), cfg->i2c_base_addr + CORE_I2C_CTRL); in mss_i2c_irq_handler()
[all …]
Di2c_sifive.c90 sys_write8((addr | rw_flag), I2C_REG(config, REG_TRANSMIT)); in i2c_sifive_send_addr()
96 sys_write8(command, I2C_REG(config, REG_COMMAND)); in i2c_sifive_send_addr()
129 sys_write8((msg->buf)[i], I2C_REG(config, REG_TRANSMIT)); in i2c_sifive_write_msg()
143 sys_write8(command, I2C_REG(config, REG_COMMAND)); in i2c_sifive_write_msg()
186 sys_write8(command, I2C_REG(config, REG_COMMAND)); in i2c_sifive_read_msg()
219 sys_write8(0, I2C_REG(config, REG_CONTROL)); in i2c_sifive_configure()
241 sys_write8((uint8_t) (0xFF & prescale), I2C_REG(config, REG_PRESCALE_LOW)); in i2c_sifive_configure()
242 sys_write8((uint8_t) (0xFF & (prescale >> 8)), in i2c_sifive_configure()
261 sys_write8(SF_CONTROL_EN, I2C_REG(config, REG_CONTROL)); in i2c_sifive_configure()
/Zephyr-Core-3.6.0/soc/riscv/litex_vexriscv/
Dsoc.h74 sys_write8(value, addr); in litex_write8()
83 sys_write8(value >> 8, addr); in litex_write16()
84 sys_write8(value, addr + 0x4); in litex_write16()
95 sys_write8(value >> 24, addr); in litex_write32()
96 sys_write8(value >> 16, addr + 0x4); in litex_write32()
97 sys_write8(value >> 8, addr + 0x8); in litex_write32()
98 sys_write8(value, addr + 0xC); in litex_write32()
/Zephyr-Core-3.6.0/drivers/spi/
Dspi_oc_simple.c81 sys_write8((DIVIDERS[i] >> 4) & 0x3, SPI_OC_SIMPLE_SPER(info)); in spi_oc_simple_configure()
85 sys_write8(spcr | SPI_OC_SIMPLE_SPCR_SPE, SPI_OC_SIMPLE_SPCR(info)); in spi_oc_simple_configure()
115 sys_write8(1 << config->slave, SPI_OC_SIMPLE_SPSS(info)); in spi_oc_simple_transceive()
127 sys_write8(*ctx->tx_buf, in spi_oc_simple_transceive()
131 sys_write8(0, SPI_OC_SIMPLE_SPDR(info)); in spi_oc_simple_transceive()
153 sys_write8(0 << config->slave, SPI_OC_SIMPLE_SPSS(info)); in spi_oc_simple_transceive()
197 sys_write8(0, SPI_OC_SIMPLE_SPSS(info)); in spi_oc_simple_init()
208 sys_write8(SPI_OC_SIMPLE_SPCR_SPE, SPI_OC_SIMPLE_SPCR(info)); in spi_oc_simple_init()
209 sys_write8(0, SPI_OC_SIMPLE_SPDR(info)); in spi_oc_simple_init()
/Zephyr-Core-3.6.0/drivers/can/
Dcan_rcar.c273 sys_write8((uint8_t)~RCAR_CAN_ECSR_ADEF, in can_rcar_error()
278 sys_write8((uint8_t)~RCAR_CAN_ECSR_BE0F, in can_rcar_error()
283 sys_write8((uint8_t)~RCAR_CAN_ECSR_BE1F, in can_rcar_error()
288 sys_write8((uint8_t)~RCAR_CAN_ECSR_CEF, in can_rcar_error()
293 sys_write8((uint8_t)~RCAR_CAN_ECSR_AEF, in can_rcar_error()
298 sys_write8((uint8_t)~RCAR_CAN_ECSR_FEF, in can_rcar_error()
303 sys_write8((uint8_t)~RCAR_CAN_ECSR_SEF, in can_rcar_error()
307 sys_write8((uint8_t)~RCAR_CAN_EIFR_BEIF, in can_rcar_error()
313 sys_write8((uint8_t)~RCAR_CAN_EIFR_EWIF, in can_rcar_error()
320 sys_write8((uint8_t)~RCAR_CAN_EIFR_EPIF, in can_rcar_error()
[all …]
/Zephyr-Core-3.6.0/drivers/dma/
Ddma_pl330.c141 sys_write8(OP_DMA_MOV, buf); in dma_pl330_gen_mov()
142 sys_write8(type, buf + 1); in dma_pl330_gen_mov()
143 sys_write8(val, buf + 2); in dma_pl330_gen_mov()
144 sys_write8(val >> 8, buf + 3); in dma_pl330_gen_mov()
145 sys_write8(val >> 16, buf + 4); in dma_pl330_gen_mov()
146 sys_write8(val >> 24, buf + 5); in dma_pl330_gen_mov()
153 sys_write8(opcode, addr); in dma_pl330_gen_op()
154 sys_write8(val, addr + 1); in dma_pl330_gen_op()
200 sys_write8(OP_DMA_LD, dma_exec_addr + offset); in dma_pl330_setup_ch()
201 sys_write8(OP_DMA_ST, dma_exec_addr + offset + 1); in dma_pl330_setup_ch()
[all …]
/Zephyr-Core-3.6.0/drivers/hwspinlock/
Dsqn_hwspinlock.c62 sys_write8(cpuid, get_lock_addr(dev, id)); in sqn_hwspinlock_trylock()
87 sys_write8(cpuid, get_lock_addr(dev, id)); in sqn_hwspinlock_lock()
92 sys_write8(cpuid, get_lock_addr(dev, id)); in sqn_hwspinlock_lock()
113 sys_write8(cpuid, get_lock_addr(dev, id)); in sqn_hwspinlock_unlock()
/Zephyr-Core-3.6.0/drivers/pinctrl/
Dpinctrl_rzt2m.c41 sys_write8(rselp | BIT(pin->pin), RSELP(pin->port)); in pinctrl_configure_pin()
42 sys_write8(DRCTL_CONFIG( in pinctrl_configure_pin()
51 sys_write8(pmc | BIT(pin->pin), PMC(pin->port)); in pinctrl_configure_pin()
Dpinctrl_renesas_ra.c38 sys_write8(value, DT_INST_REG_ADDR_BY_NAME(0, pmisc_pwpr)); in pinctrl_ra_write_PMISC_PWPR()
/Zephyr-Core-3.6.0/drivers/crypto/
Dcrypto_it8xxx2_sha.c124 sys_write8(hash_ctrl | IT8XXX2_SHA_START_SHA256, in it8xxx2_sha256_module_calculation()
209 sys_write8(((uint32_t)&chip_ctx >> 6) & 0xfc, in it8xxx2_sha_init()
212 sys_write8(((uint32_t)&chip_ctx.k >> 6) & 0xfc, in it8xxx2_sha_init()
/Zephyr-Core-3.6.0/include/zephyr/arch/nios2/
Dasm_inline_gcc.h34 static ALWAYS_INLINE void sys_write8(uint8_t data, mm_reg_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/include/zephyr/arch/common/
Dsys_io.h28 static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/include/zephyr/arch/arc/
Dsys-io-common.h34 static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/include/zephyr/arch/arm/cortex_a_r/
Dsys_io.h37 static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/include/zephyr/arch/arm64/
Dsys_io.h47 static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/drivers/serial/
Duart_efinix_sapphire.c46 sys_write8(c, UART0_DATA_REG_ADDR); in uart_efinix_sapphire_poll_out()
/Zephyr-Core-3.6.0/include/zephyr/arch/riscv/
Dsys_io.h42 static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr) in sys_write8() function
/Zephyr-Core-3.6.0/arch/x86/core/
Dearly_serial.c41 #define OUT(reg, val) sys_write8(val, BASE + reg)
/Zephyr-Core-3.6.0/drivers/syscon/
Dsyscon.c101 sys_write8(val, (base_address + reg)); in syscon_generic_write_reg()
/Zephyr-Core-3.6.0/drivers/interrupt_controller/
Dintc_renesas_ra_icu.c79 sys_write8(reg | (intcfg & IRQCRi_IRQMD_MASK), IRQCRi_REG(irqn)); in ra_icu_irq_configure()
Dintc_vim.c75 sys_write8(prio, VIM_PRI_INT(irq)); in z_vim_irq_priority_set()
Dintc_gic.c99 sys_write8(prio & 0xff, GICD_IPRIORITYRn + irq); in arm_gic_irq_set_priority()
/Zephyr-Core-3.6.0/drivers/reset/
Dreset_rpi_pico.c51 sys_write8(value, base_address + offset); in reset_rpi_write_register()
/Zephyr-Core-3.6.0/drivers/espi/
Despi_mchp_xec_v2.c317 sys_write8(level, regaddr + MSVW_BI_SRC0 + src_id); in espi_xec_send_vwire()
323 sys_write8(level, regaddr + SMVW_BI_SRC0 + src_id); in espi_xec_send_vwire()
843 sys_write8(intr_mode, msvw_addr + MSVW_BI_IRQ_SEL0 + src_id); in xec_espi_vw_intr_ctrl()
1382 sys_write8(0, regaddr); /* disable register */ in xec_vw_cfg_properties()
1402 sys_write8(temp, regaddr + 1u); in xec_vw_cfg_properties()
1406 sys_write8(p->host_idx, regaddr); in xec_vw_cfg_properties()
/Zephyr-Core-3.6.0/include/zephyr/arch/x86/
Darch.h95 static ALWAYS_INLINE void sys_write8(uint8_t data, mm_reg_t addr) in sys_write8() function

12