Searched refs:default (Results 101 – 125 of 5102) sorted by relevance
12345678910>>...205
8 default 3276811 default y14 default 1217 default 1120 default 5223 default 6426 default y if CPU_HAS_FPU29 default y if FPU
8 default 3840000011 default 3276814 default 87500020 default n27 default y30 default 819233 default 3072 if PM34 default 2304
8 default 3840000011 default 3276814 default 87500020 default y27 default y30 default 819233 default 3072 if PM34 default 2304
8 default 3900000011 default 3276814 default 87500020 default y27 default y30 default 819233 default 3072 if PM34 default 2304
10 default 1200000013 default 0x0216 default 0x0619 default 122 default y if ADC || SENSOR31 default 3200000034 default 537 default 0
130 default "esp32s3" if SOC_SERIES_ESP32S3133 default "esp32s3" if SOC_SERIES_ESP32S3136 default "ESP32S3_R2" if SOC_ESP32S3_R2137 default "ESP32S3_R8" if SOC_ESP32S3_R8138 default "ESP32S3_R8V" if SOC_ESP32S3_R8V139 default "ESP32S3_FN8" if SOC_ESP32S3_FN8140 default "ESP32S3_PICO_N8R2" if SOC_ESP32S3_PICO_N8R2141 default "ESP32S3_PICO_N8R8" if SOC_ESP32S3_PICO_N8R8142 default "ESP32S3_MINI_N8" if SOC_ESP32S3_MINI_N8143 default "ESP32S3_MINI_N4R2" if SOC_ESP32S3_MINI_N4R2[all …]
8 default y13 default 417 default 38 if "$(BOARD_REVISION)" = "2.3"18 default 36 if "$(BOARD_REVISION)" = "2.2"21 default 224 default 2000000027 default n30 default y33 default y
7 default "__nuclei_start"11 # The CPU frequency is set to the maximum value of 108MHz by default.12 default 2700000015 default 0xFFF18 default y21 default 87 if NUCLEI_ECLIC22 default 16 if !NUCLEI_ECLIC25 default 512 if NUCLEI_ECLIC28 default 64 if NUCLEI_ECLIC && !RISCV_VECTORED_MODE
21 default "same70" if SOC_SERIES_SAME70105 default "same70j19" if SOC_SAME70J19106 default "same70j20" if SOC_SAME70J20107 default "same70j21" if SOC_SAME70J21108 default "same70n19" if SOC_SAME70N19109 default "same70n20" if SOC_SAME70N20110 default "same70n21" if SOC_SAME70N21111 default "same70q19" if SOC_SAME70Q19112 default "same70q20" if SOC_SAME70Q20113 default "same70q21" if SOC_SAME70Q21[all …]
21 default "samv71" if SOC_SERIES_SAMV71105 default "samv71j19" if SOC_SAMV71J19106 default "samv71j20" if SOC_SAMV71J20107 default "samv71j21" if SOC_SAMV71J21108 default "samv71n19" if SOC_SAMV71N19109 default "samv71n20" if SOC_SAMV71N20110 default "samv71n21" if SOC_SAMV71N21111 default "samv71q19" if SOC_SAMV71Q19112 default "samv71q20" if SOC_SAMV71Q20113 default "samv71q21" if SOC_SAMV71Q21[all …]
14 default "saml21" if SOC_SERIES_SAML2165 default "saml21e15b" if SOC_SAML21E15B66 default "saml21e16b" if SOC_SAML21E16B67 default "saml21e17b" if SOC_SAML21E17B68 default "saml21e18b" if SOC_SAML21E18B69 default "saml21g16b" if SOC_SAML21G16B70 default "saml21g17b" if SOC_SAML21G17B71 default "saml21g18b" if SOC_SAML21G18B72 default "saml21j16b" if SOC_SAML21J16B73 default "saml21j17b" if SOC_SAML21J17B[all …]
14 default "stm32l0x" if SOC_SERIES_STM32L0X65 default "stm32l010x4" if SOC_STM32L010X466 default "stm32l010x6" if SOC_STM32L010X667 default "stm32l010x8" if SOC_STM32L010X868 default "stm32l010xb" if SOC_STM32L010XB69 default "stm32l011xx" if SOC_STM32L011XX70 default "stm32l031xx" if SOC_STM32L031XX71 default "stm32l051xx" if SOC_STM32L051XX72 default "stm32l053xx" if SOC_STM32L053XX73 default "stm32l071xx" if SOC_STM32L071XX[all …]
6 default 1289 default n12 default y15 default 600000000 if XTENSA_TIMER18 default n21 default n24 default "__start"
7 default 2 if BOARD_UP_SQUARED10 default y14 default 1593600000 if APIC_TSC_DEADLINE_TIMER15 default 1593600000 if APIC_TIMER_TSC16 default 1920000020 default 2424 default 326 default 249
7 default n12 default y15 default y22 default 409629 default y if !NET_LOOPBACK && !NET_TEST37 default "-0x47800000"40 default y43 default 446 default 1
10 default y15 default y20 default y27 default 0x40030 default y if FLASH_MCUX_FLEXSPI_XIP33 default 0x1200 if NXP_IMXRT_BOOT_HEADER36 default 6039 default y if (ZTEST && PM)47 default 102459 default 1000000[all …]
9 default y14 default 4096 if ZTEST19 default 409622 default 409625 default 409628 default 409631 default 409644 default NULL_POINTER_EXCEPTION_DETECTION_NONE if QEMU_TARGET48 # By default, if we build for a Non-Secure version of the board,51 default y if TRUSTED_EXECUTION_NONSECURE[all …]
9 default y12 default y16 default 10020 default y25 default y28 default 1631 default 12835 default y38 default LV_COLOR_DEPTH_1643 default 32
11 default y18 default y21 default y25 default 10029 default y34 default y37 default 1640 default 12844 default y47 default LV_COLOR_DEPTH_16
