Home
last modified time | relevance | path

Searched refs:cache (Results 26 – 50 of 319) sorted by relevance

12345678910>>...13

/Zephyr-latest/boards/snps/hsdk/support/
Dopenocd.cfg65 # Enable L2 cache support for core 2.
66 $_TARGETNAME2 arc cache l2 auto 1
80 # Enable L2 cache support for core 3.
81 $_TARGETNAME3 arc cache l2 auto 1
96 # Enable L2 cache support for core 4.
97 $_TARGETNAME4 arc cache l2 auto 1
111 # Enable L2 cache support for core 1.
112 $_TARGETNAME1 arc cache l2 auto 1
Dopenocd-2-cores.cfg65 # Enable L2 cache support for core 2.
66 $_TARGETNAME2 arc cache l2 auto 1
80 # Enable L2 cache support for core 1.
81 $_TARGETNAME1 arc cache l2 auto 1
/Zephyr-latest/doc/hardware/
Dindex.rst11 cache/guide.rst
12 cache/index.rst
/Zephyr-latest/tests/kernel/smp_boot_delay/boards/
Dqemu_x86_64.overlay12 d-cache-line-size = <64>;
19 d-cache-line-size = <64>;
/Zephyr-latest/subsys/fs/
DKconfig.littlefs46 Each cache buffers a portion of a block in RAM. The littlefs
47 needs a read cache, a program cache, and one additional cache
72 int "Enable flexible file cache sizes for littlefs"
75 littlefs requires a per-file buffer to cache data.
78 different cache sizes for different partitions this preallocation is
80 using a large cache size and a larger number of files using a
81 smaller cache size. In that case application should provide a
98 For the purpose of heap size calculation the size of each cache block
/Zephyr-latest/lib/os/
DKconfig55 bool "Use cache flag"
57 Use instance specific configuration flag for cache handling.
60 bool "Always handle cache"
62 Handle cache writeback and invalidation for all instances. Option used
68 bool "Never handle cache"
70 Discar cache handling for all instances. Option used to avoid runtime
84 int "Remote cache line size"
88 this value should be set to the data cache line size of the remote core.
89 If local data cache line is detected at runtime then it should be
/Zephyr-latest/drivers/cache/
DKconfig.nrf5 bool "nRF cache driver"
9 Enable support for the nRF cache driver.
/Zephyr-latest/dts/riscv/sifive/
Driscv64-fu540.dtsi38 i-cache-line-size = <0x4000>;
53 i-cache-line-size = <0x8000>;
54 d-cache-line-size = <0x8000>;
70 i-cache-line-size = <0x8000>;
71 d-cache-line-size = <0x8000>;
87 i-cache-line-size = <0x8000>;
88 d-cache-line-size = <0x8000>;
104 i-cache-line-size = <0x8000>;
105 d-cache-line-size = <0x8000>;
/Zephyr-latest/scripts/west_commands/
Dbuild_helpers.py131 cache = zcmake.CMakeCache.from_build_dir(path)
133 cache = {}
135 if 'ZEPHYR_BASE' in cache or 'ZEPHYR_TOOLCHAIN_VARIANT' in cache:
/Zephyr-latest/samples/subsys/fs/fs_sample/boards/
Dnrf52840dk_nrf52840_qspi.overlay32 /* cache-size == page erase size */
33 cache-size = <4096>;
Dnrf52840dk_nrf52840.overlay45 /* cache-size == page erase size */
46 cache-size = <4096>;
/Zephyr-latest/drivers/gpio/
Dgpio_pca_series.c170 void *cache; /** device spicific reg cache member
458 ((uint8_t *)data->cache) + cache_offset); in gpio_pca_series_reg_cache_reset()
483 ((uint8_t *)data->cache) + cache_offset); in gpio_pca_series_reg_cache_reset()
523 src = ((uint8_t *)data->cache) + offset; in gpio_pca_series_reg_cache_read()
562 dst = ((uint8_t *)data->cache) + offset; in gpio_pca_series_reg_cache_update()
588 struct gpio_pca_series_reg_cache_mini *cache = in gpio_pca_series_reg_cache_mini_get() local
589 (struct gpio_pca_series_reg_cache_mini *)(&data->cache); in gpio_pca_series_reg_cache_mini_get()
590 LOG_DBG("mini cache addr 0x%p", cache); in gpio_pca_series_reg_cache_mini_get()
591 return cache; in gpio_pca_series_reg_cache_mini_get()
597 struct gpio_pca_series_reg_cache_mini *cache = in gpio_pca_series_reg_cache_mini_reset() local
[all …]
Dgpio_fxl6408.c67 static int read_port_regs(const struct device *dev, uint8_t reg, uint8_t *cache) in read_port_regs() argument
78 *cache = port_data; in read_port_regs()
79 LOG_DBG("Read: REG[0x%X] = 0x%X", reg, *cache); in read_port_regs()
97 uint8_t *cache, uint8_t value) in write_port_regs() argument
102 if (*cache != value) { in write_port_regs()
109 *cache = value; in write_port_regs()
110 LOG_DBG("Write: REG[0x%X] = 0x%X", reg, *cache); in write_port_regs()
/Zephyr-latest/boards/snps/em_starterkit/
DKconfig.em_starterkit16 EM7D and EM11D have access to 128MB DRAM and use i-cache and d-cache.
/Zephyr-latest/subsys/ipc/ipc_service/lib/
DKconfig19 Static VRINGs alignment. This should take into account the cache line
20 alignment if the cache is enabled.
/Zephyr-latest/subsys/settings/src/
Dsettings_nvs.c77 #define SETTINGS_NVS_CACHE_OVFL(cf) ((cf)->cache_total > ARRAY_SIZE((cf)->cache))
84 cf->cache[cf->cache_next].name_hash = name_hash; in settings_nvs_cache_add()
85 cf->cache[cf->cache_next++].name_id = name_id; in settings_nvs_cache_add()
97 if (cf->cache[i].name_hash != name_hash) { in settings_nvs_cache_match()
101 if (cf->cache[i].name_id <= NVS_NAMECNT_ID) { in settings_nvs_cache_match()
105 rc = nvs_read(&cf->cf_nvs, cf->cache[i].name_id, rdname, len); in settings_nvs_cache_match()
116 return cf->cache[i].name_id; in settings_nvs_cache_match()
/Zephyr-latest/boards/up-bridge-the-gap/up_squared/
Dup_squared.dts40 d-cache-line-size = <64>;
47 d-cache-line-size = <64>;
/Zephyr-latest/modules/
DKconfig.open-amp36 bool "Build OpenAMP with vrings cache operations enabled"
39 Build OpenAMP with vrings cache operations enabled.
/Zephyr-latest/soc/nxp/mcx/mcxn/
DKconfig46 bool "Disable the CACHE64 cache for FlexSPI flash accesses"
48 Disable cache64 cache.
/Zephyr-latest/arch/arm/core/cortex_m/
Dexc_exit.c58 if (_kernel.ready_q.cache != _kernel.cpus->current) { in z_arm_exc_exit()
/Zephyr-latest/dts/arm/intel_socfpga_std/
Dsocfpga.dtsi31 /* next-level-cache = <&L2>; */ /*cache driver not available yet */
37 /* next-level-cache = <&L2>; */ /*cache driver not available yet */
57 L2: l2-cache@fffef000 {
58 compatible = "arm,pl330-cache";
/Zephyr-latest/
D.gitignore24 # The .cache directory will be used to cache toolchain capabilities if
26 .cache
/Zephyr-latest/tests/subsys/logging/log_backend_fs/boards/
Dcyw920829m2evk_02.overlay10 cache-size = <64>;
/Zephyr-latest/samples/subsys/fs/littlefs/boards/
Dcyw920829m2evk_02.overlay10 cache-size = <64>;
/Zephyr-latest/boards/qemu/x86/
Dqemu_x86_64_atom_nokpti.dts13 d-cache-line-size = <64>;

12345678910>>...13