Home
last modified time | relevance | path

Searched +full:reg +full:- +full:width (Results 1 – 25 of 254) sorted by relevance

1234567891011

/Zephyr-latest/tests/drivers/build_all/display/
Dapp.overlay4 * SPDX-License-Identifier: Apache-2.0
9 * with real-world devicetree nodes, to allow these tests to run on
13 #include <zephyr/dt-bindings/led/led.h>
14 #include <zephyr/dt-bindings/mipi_dbi/mipi_dbi.h>
18 #address-cells = <1>;
19 #size-cells = <1>;
23 gpio-controller;
24 reg = <0xdeadbeef 0x1000>;
25 #gpio-cells = <0x2>;
30 compatible = "zephyr,mipi-dbi-spi";
[all …]
/Zephyr-latest/dts/arm/renesas/rz/
Drzt2m.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv8-r.dtsi>
9 #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
14 compatible = "renesas,rzt2m-dev";
17 #address-cells = <1>;
18 #size-cells = <0>;
22 compatible = "arm,cortex-r52";
23 reg = <0>;
[all …]
/Zephyr-latest/dts/bindings/syscon/
Dsyscon.yaml2 # SPDX-License-Identifier: Apache-2.0
11 reg:
13 reg-io-width:
15 description: The width of the registers in the syscon region in bytes. Default is 4 bytes.
/Zephyr-latest/tests/drivers/i2c/i2c_target_api/boards/
Dmec1501modular_assy6885.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
19 compatible = "zephyr,i2c-target-eeprom";
20 reg = <0x56>;
21 address-width = <16>;
Dmax32666evkit_max32666_cpu0.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 dma-names = "tx", "rx";
21 compatible = "zephyr,i2c-target-eeprom";
22 reg = <0x56>;
23 address-width = <16>;
Dmax32680evkit_max32680_m4.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 dma-names = "tx", "rx";
21 compatible = "zephyr,i2c-target-eeprom";
22 reg = <0x56>;
23 address-width = <16>;
Dnpcx9m6f_evb.overlay1 /* SPDX-License-Identifier: Apache-2.0 */
5 zephyr,shell-uart = &uart1;
11 compatible = "zephyr,i2c-target-eeprom";
12 reg = <0x54>;
13 address-width = <16>;
20 pinctrl-0 = <&i2c2_0_sda_scl_gp91_92>;
21 pinctrl-names = "default";
22 clock-frequency = <I2C_BITRATE_FAST>;
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
[all …]
Dmax32670evkit.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 pinctrl-0 = <&i2c1_scl_p0_12 &i2c1_sda_p0_13>;
19 pinctrl-names = "default";
22 dma-names = "tx", "rx";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
27 address-width = <16>;
Dmax32672evkit.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 pinctrl-0 = <&i2c1a_scl_p0_12 &i2c1a_sda_p0_13>;
19 pinctrl-names = "default";
22 dma-names = "tx", "rx";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
27 address-width = <16>;
Dmax32675evkit.overlay4 * SPDX-License-Identifier: Apache-2.0
9 pinctrl-0 = <&i2c0a_scl_p0_6 &i2c0a_sda_p0_7>;
10 pinctrl-names = "default";
13 compatible = "zephyr,i2c-target-eeprom";
14 reg = <0x54>;
15 address-width = <16>;
22 dma-names = "tx", "rx";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
27 address-width = <16>;
Dmax32690evkit_max32690_m4.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 pinctrl-0 = <&i2c2c_scl_p1_8 &i2c2c_sda_p1_7>;
19 pinctrl-names = "default";
22 dma-names = "tx", "rx";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
27 address-width = <16>;
Dmax32655evkit_max32655_m4.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,i2c-target-eeprom";
10 reg = <0x54>;
11 address-width = <16>;
18 pinctrl-0 = <&i2c1_scl_p0_16 &i2c1_sda_p0_17>;
19 pinctrl-names = "default";
22 dma-names = "tx", "rx";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x56>;
27 address-width = <16>;
Dnucleo_l476rg.overlay3 * SPDX-License-Identifier: Apache-2.0
18 compatible = "zephyr,i2c-target-eeprom";
19 reg = <0x54>;
20 address-width = <16>;
27 compatible = "zephyr,i2c-target-eeprom";
28 reg = <0x56>;
29 address-width = <16>;
Dmax78002evkit_max78002_m4.overlay4 * SPDX-License-Identifier: Apache-2.0
9 dma-names = "tx", "rx";
12 compatible = "zephyr,i2c-target-eeprom";
13 reg = <0x54>;
14 address-width = <16>;
21 pinctrl-0 = <&i2c1_scl_p0_16 &i2c1_sda_p0_17>;
22 pinctrl-names = "default";
25 dma-names = "tx", "rx";
28 compatible = "zephyr,i2c-target-eeprom";
29 reg = <0x56>;
[all …]
Dnumaker_m2l31ki.overlay1 /* SPDX-License-Identifier: Apache-2.0 */
20 pinctrl-0 = <&i2c2_default>;
21 pinctrl-names = "default";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x54>;
27 address-width = <16>;
33 pinctrl-0 = <&i2c0_default>;
34 pinctrl-names = "default";
38 compatible = "zephyr,i2c-target-eeprom";
39 reg = <0x56>;
[all …]
Dnumaker_pfm_m467.overlay1 /* SPDX-License-Identifier: Apache-2.0 */
20 pinctrl-0 = <&i2c1_default>;
21 pinctrl-names = "default";
25 compatible = "zephyr,i2c-target-eeprom";
26 reg = <0x54>;
27 address-width = <16>;
33 pinctrl-0 = <&i2c3_default>;
34 pinctrl-names = "default";
38 compatible = "zephyr,i2c-target-eeprom";
39 reg = <0x56>;
[all …]
Dnucleo_h563zi.overlay3 * SPDX-License-Identifier: Apache-2.0
17 pinctrl-0 = <&i2c2_scl_pf1 &i2c2_sda_pf0>;
18 pinctrl-names = "default";
21 compatible = "zephyr,i2c-target-eeprom";
22 reg = <0x54>;
23 address-width = <16>;
29 pinctrl-0 = <&i2c1_scl_pb8 &i2c1_sda_pb9>;
30 pinctrl-names = "default";
33 compatible = "zephyr,i2c-target-eeprom";
34 reg = <0x56>;
[all …]
/Zephyr-latest/dts/arm/nuvoton/npcm/
Dnpcm.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-m.dtsi>
10 #include <zephyr/dt-bindings/clock/npcm_clock.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
20 compatible = "arm,cortex-m4";
21 reg = <0>;
28 reg = <0x4000c000 0xa>;
29 reg-io-width = <1>;
34 reg = <0x4000c00a 0x4>;
[all …]
Dnpcm4.dtsi4 * SPDX-License-Identifier: Apache-2.0
16 reg = <0x4000c000 0xa>;
17 reg-io-width = <1>;
22 reg = <0x4000c00a 0x4>;
23 reg-io-width = <2>;
26 pcc: clock-controller@4000d000 {
27 clock-frequency = <DT_FREQ_M(96)>; /* OFMCLK runs at 96MHz */
28 core-prescaler = <1>; /* CORE_CLK runs at 96MHz */
29 apb1-prescaler = <8>; /* APB1_CLK runs at 12MHz */
30 apb2-prescaler = <1>; /* APB2_CLK runs at 96MHz */
[all …]
/Zephyr-latest/dts/bindings/reset/
Draspberrypi,pico-reset.yaml1 # Copyright (c) 2022 Andrei-Edward Popa
2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "raspberrypi,pico-reset"
8 include: [base.yaml, reset-controller.yaml]
11 reg:
13 reg-width:
15 description: The width of the reset registers in bytes. Default is 4 bytes.
16 active-low:
18 description: Set if reset is active low. Default is 0, which means active-high.
19 "#reset-cells":
[all …]
/Zephyr-latest/boards/shields/x_nucleo_eeprma2/
Dx_nucleo_eeprma2.overlay4 * SPDX-License-Identifier: Apache-2.0
12 eeprom-0 = &eeprom0_x_nucleo_eeprma2;
13 eeprom-1 = &eeprom4_x_nucleo_eeprma2;
19 clock-frequency = <I2C_BITRATE_FAST>;
22 /* M24C02-FMC6TG aka U1 (2 kbit eeprom in DFN8 package) */
24 reg = <0x54>;
27 address-width = <8>;
30 /* if solder-bridge closed: arduino A1 pin on CN8 can wp */
31 /* wp-gpios = <&arduino_header 1 GPIO_ACTIVE_LOW>; */
35 /* M24256-DFDW6TP aka U2 (256 kbit eeprom in TSSOP package) */
[all …]
/Zephyr-latest/tests/drivers/build_all/eeprom/
Dapp.overlay4 * SPDX-License-Identifier: Apache-2.0
9 * with real-world devicetree nodes, to allow these tests to run on
18 #address-cells = <1>;
19 #size-cells = <1>;
23 gpio-controller;
24 reg = <0xdeadbeef 0x1000>;
25 #gpio-cells = <0x2>;
30 #address-cells = <1>;
31 #size-cells = <0>;
33 reg = <0x11112222 0x1000>;
[all …]
/Zephyr-latest/dts/bindings/test/
Dvnd,reset.yaml1 # Copyright (c) 2022 Andrei-Edward Popa
2 # SPDX-License-Identifier: Apache-2.0
8 include: [base.yaml, reset-controller.yaml]
11 reg-width:
13 description: Register width
14 "#reset-cells":
17 reset-cells:
18 - id
/Zephyr-latest/dts/bindings/spi/
Dlitex,spi.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: spi-controller.yaml
11 reg:
14 data-width:
17 Maximum data width of the SPI controller in bits.
20 max-cs:
/Zephyr-latest/dts/bindings/pwm/
Dsifive,pwm0.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [pwm-controller.yaml, pinctrl-device.yaml, base.yaml]
11 reg:
17 sifive,compare-width:
20 description: Width of the PWM comparator in bits
22 "#pwm-cells":
25 pwm-cells:
26 - channel
28 - period

1234567891011