Home
last modified time | relevance | path

Searched full:masked (Results 1 – 25 of 106) sorted by relevance

12345

/Zephyr-latest/tests/drivers/can/api/src/
Dcommon.h115 * @brief Standard (11-bit) CAN ID masked filter 1. This filter matches
121 * @brief Standard (11-bit) CAN ID masked filter 2. This filter matches
139 * @brief Extended (29-bit) CAN ID masked filter 1. This filter matches
145 * @brief Extended (29-bit) CAN ID masked filter 2. This filter matches
Dcommon.c136 * @brief Standard (11-bit) CAN ID masked filter 1. This filter matches
146 * @brief Standard (11-bit) CAN ID masked filter 2. This filter matches
176 * @brief Extended (29-bit) CAN ID masked filter 1. This filter matches
186 * @brief Extended (29-bit) CAN ID masked filter 2. This filter matches
/Zephyr-latest/drivers/interrupt_controller/
DKconfig.loapic24 interrupt that was to be dispensed has become masked (programmed
53 You don't need this if the RTEs are either all guaranteed to be masked
/Zephyr-latest/include/zephyr/drivers/gpio/
Dgpio_cmsdk_ahb.h49 /* Offset: 0x400 - 0x7fc lower byte masked access register (r/w) */
51 /* Offset: 0x800 - 0xbfc upper byte masked access register (r/w) */
/Zephyr-latest/drivers/counter/
Ddualtimer_cmsdk_apb.h26 /* Offset: 0x014 (R/ ) Timer 1 Masked Interrupt Status */
42 /* Offset: 0x034 (R/ ) Timer 2 Masked Interrupt Status */
/Zephyr-latest/drivers/sdhc/
Dsdhc_esp32.h73 uint32_t sdmmc_status; /* masked SDMMC interrupt status */
74 uint32_t dma_status; /* masked DMA interrupt status */
/Zephyr-latest/subsys/net/lib/websocket/
Dwebsocket_internal.h111 /** Is the message masked */
112 uint8_t masked : 1; member
/Zephyr-latest/dts/bindings/input/
Dite,it8xxx2-kbd.yaml44 Default to 0 (no signals masked).
/Zephyr-latest/dts/bindings/counter/
Despressif,esp32-timer.yaml51 Values above that range will be 16-bit-masked. Values 0 and 1 will be
/Zephyr-latest/include/zephyr/drivers/firmware/scmi/
Dshmem.h55 * bitwise-or with the masked old value
/Zephyr-latest/lib/posix/options/
Dsyslog.c84 /* masked */ in vsyslog()
/Zephyr-latest/drivers/ipm/
Dipm_stm32_hsem.c64 /* Clear semaphore rx_semid interrupt status and masked status */ in stm32_hsem_mailbox_ipm_rx_isr()
141 /* Clear semaphore rx_semid interrupt status and masked status */ in stm32_hsem_mailbox_ipm_set_enabled()
/Zephyr-latest/subsys/zbus/
Dzbus.c531 const struct zbus_channel *chan, bool masked) in zbus_obs_set_chan_notification_mask() argument
551 if (observation_mask->enabled != masked) { in zbus_obs_set_chan_notification_mask()
552 observation_mask->enabled = masked; in zbus_obs_set_chan_notification_mask()
568 const struct zbus_channel *chan, bool *masked) in zbus_obs_is_chan_notification_masked() argument
588 *masked = observation_mask->enabled; in zbus_obs_is_chan_notification_masked()
/Zephyr-latest/tests/subsys/zbus/unittests/src/
Dmain.c661 bool masked = false; in ZTEST() local
679 zassert_equal(-EFAULT, zbus_obs_is_chan_notification_masked(NULL, NULL, &masked), NULL); in ZTEST()
681 zassert_equal(-EFAULT, zbus_obs_is_chan_notification_masked(&fast_lis, NULL, &masked), in ZTEST()
684 zassert_equal(-EFAULT, zbus_obs_is_chan_notification_masked(NULL, &aux1_chan, &masked), in ZTEST()
688 zbus_obs_is_chan_notification_masked(&not_observing_sub, &aux1_chan, &masked), in ZTEST()
698 zassert_equal(count_fast, 0, "Count must 0, since the channel notification is masked"); in ZTEST()
709 zassert_equal(count_fast, 3, "Must be 3. The channel notification was masked %d", in ZTEST()
/Zephyr-latest/drivers/gpio/
Dgpio_pcal64xxa.c78 pcal64xxa_data_t masked; member
227 int_sources |= ((input_port ^ drv_data->input_port_last) & ~drv_data->triggers.masked); in pcal64xxa_process_input()
382 triggers.masked |= BIT(pin); in pcal64xxa_pin_interrupt_configure()
384 triggers.masked &= ~BIT(pin); in pcal64xxa_pin_interrupt_configure()
564 uint8_t input_latch = ~triggers->masked; in pcal6408a_triggers_apply()
565 uint8_t interrupt_mask = triggers->masked; in pcal6408a_triggers_apply()
792 pcal64xxa_data_t input_latch = ~triggers->masked; in pcal6416a_triggers_apply()
793 pcal64xxa_data_t interrupt_mask = triggers->masked; in pcal6416a_triggers_apply()
943 .masked = PCAL64XXA_INIT_HIGH, in pcal64xxa_apply_initial_triggers()
Dgpio_xlnx_ps_bank.c142 * @brief Masked write of a bit mask for the entire GPIO pin bank.
144 * Performs a masked write operation on the data register of
150 * bank's data register. The masked data word read from the
151 * RO data register and the masked data word provided by the
/Zephyr-latest/soc/espressif/esp32s2/
Dhw_init.c69 * exits with it masked. in hardware_init()
/Zephyr-latest/boards/native/native_posix/
Dirq_ctrl.c28 * If an interrupt is masked in this way, it will be pending in the premask in
230 * We always awake the CPU even if the IRQ was masked, in irq_raising_from_hw_now()
/Zephyr-latest/drivers/ethernet/
Deth_dwmac_mmu.c80 /* set up IRQs (still masked for now) */ in dwmac_platform_init()
/Zephyr-latest/dts/bindings/serial/
Dst,stm32-uart-base.yaml52 configured masked at boot (sm32wl55 for instance), preventing the device to wakeup
/Zephyr-latest/scripts/native_simulator/native/src/
Dirq_ctrl.c27 * If an interrupt is masked in this way, it will be pending in the premask in
238 * We always awake the CPU even if the IRQ was masked, in irq_raising_from_hw_now()
/Zephyr-latest/arch/xtensa/core/
Dirq_manage.c30 * Valid values are from 1 to 6. Interrupts of priority 1 are not masked when
/Zephyr-latest/include/zephyr/xen/public/
Devent_channel.h44 * notifications are masked until the bit is cleared again (therefore,
48 * Event notifications can be masked by setting a flag; this is
/Zephyr-latest/arch/x86/core/ia32/
Dcrt0.S159 * Note that all floating point exceptions are masked by default,
174 * Note that all SSE exceptions are masked by default,
298 .long 0x1f80 /* all SSE exceptions clear & masked */
/Zephyr-latest/soc/intel/intel_adsp/ace/include/ace15_mtpm/
Dadsp_interrupt.h66 uint16_t is[32]; /* status (potentially masked by ie) */

12345