Home
last modified time | relevance | path

Searched +full:multi +full:- +full:channel (Results 1 – 25 of 92) sorted by relevance

1234

/Zephyr-latest/drivers/input/
DKconfig.cap12xx2 # SPDX-License-Identifier: Apache-2.0
5 bool "Microchip CAP12xx multi-channel capacitive touch sensor driver"
10 Enable driver for Microchip CAP12xx multi-channel capacitive
/Zephyr-latest/drivers/dma/
DKconfig.dw_axi_dmac4 # SPDX-License-Identifier: Apache-2.0
20 creates number of descriptor per channel in a statically allocated pool.
21 Each channel has its own dedicated pool.
24 bool "hardware supports linked list multi block transfer"
27 This flag can be enabled if hardware support Linked List multi-block transfer
30 int "Channel status timeout"
33 Max timeout to abort or disable the channel
Ddma_dw_axi.c4 * SPDX-License-Identifier: Apache-2.0
17 #define DEV_CFG(_dev) ((const struct dma_dw_axi_dev_cfg *)(_dev)->config)
18 #define DEV_DATA(_dev) ((struct dma_dw_axi_dev_data *const)(_dev)->data)
29 #define DMA_DW_AXI_GET_MSIZE(blen) ((blen == 1) ? (0U) : (find_msb_set(blen) - 2U))
44 /* Channel enable by setting ch_en and ch_en_we */
46 /* Channel enable by setting ch_susp and ch_susp_we */
48 /* Channel enable by setting ch_abort and ch_abort_we */
51 /* channel susp/resume write enable pos */
53 /* channel resume bit pos */
58 /* source address register for a channel */
[all …]
Ddma_sedi.c4 * SPDX-License-Identifier: Apache-2.0
38 #define DEV_DATA(dev) ((struct dma_sedi_driver_data *const)(dev)->data)
40 ((const struct dma_sedi_config_info *const)(dev)->config)
46 static void dma_handler(sedi_dma_t dma_device, int channel, int event_id, in dma_handler() argument
52 struct dma_config *config = &(data->dma_configs[channel]); in dma_handler()
54 /* run user-defined callback */ in dma_handler()
55 if (config->dma_callback) { in dma_handler()
57 (config->complete_callback_en)) { in dma_handler()
58 config->dma_callback(dev, config->user_data, in dma_handler()
59 channel, 0); in dma_handler()
[all …]
/Zephyr-latest/drivers/mbox/
DKconfig3 # SPDX-License-Identifier: Apache-2.0
6 bool "Multi-Channel Inter-Processor Mailbox (MBOX) drivers"
8 Include multi-channel interrupt-based inter-processor mailboxes
34 module-str = mbox
/Zephyr-latest/boards/shields/lmp90100_evb/doc/
Dindex.rst31 - `LMP90100 Sensor AFE Evaluation Board User's Guide`_
32 - `LMP90100 Multi-Channel, Low Power 24-Bit Sensor AFE`_
44 Set ``--shield lmp90100_evb`` when you invoke ``west build``. For example:
46 .. zephyr-app-commands::
47 :zephyr-app: samples/shields/lmp90100_evb/rtd
55 .. _LMP90100 Multi-Channel, Low Power 24-Bit Sensor AFE:
/Zephyr-latest/dts/bindings/mbox/
Dnxp,mbox-mailbox.yaml4 This NXP Mailbox driver implements Multi-Channel Inter-Processor Mailbox (MBOX) API
5 around NXP Inter-CPU Mailbox peripheral IP block.
7 The NXP Inter-CPU Mailbox provides up to thirty-two user defined interrupts.
8 This driver uses 4 interrupts for mbox signalling mode per each channel,
9 4 interrupts for mxbox data transfer mode per each channel and 24 as 3 bytes
12 compatible: "nxp,mbox-mailbox"
14 include: [base.yaml, mailbox-controller.yaml]
20 rx-channels:
25 Setting this value to N, will enable channels 0 to N-1, consecutively.
29 set rx-channels of mailbox as follows:
[all …]
/Zephyr-latest/drivers/led/
DKconfig.pca96331 # Copyright (c) 2018 Savoir-Faire Linux
2 # SPDX-License-Identifier: Apache-2.0
12 PCA9633 LED driver has 4 channels each with multi-programmable
13 states. Each channel can drive up to 25 mA per LED.
DKconfig.lp39432 # SPDX-License-Identifier: Apache-2.0
12 LP3943 LED driver has 16 channels each with multi-programmable
13 states at a specified rate. Each channel can drive up to 25 mA
/Zephyr-latest/drivers/gpio/
DKconfig.ads114s0x4 # SPDX-License-Identifier: Apache-2.0
14 The ADS114S0x is a multi-channel analog frontend (AFE).
DKconfig.lmp90xxx4 # SPDX-License-Identifier: Apache-2.0
14 The LMP90xxx is a multi-channel, low power sensor analog
/Zephyr-latest/samples/subsys/mgmt/osdp/
DREADME.rst1 .. _osdp-sample:
6 Open Supervised Device Protocol (OSDP) is an IEC standard (IEC 60839-11-5)
8 It supports Secure Channel (SC) for encrypted and authenticated communication
12 Devices (PD) to a Control Panel (CP) over a two-wire RS-485 multi-drop serial
13 communication channel. Nevertheless, this protocol can be used to transfer
14 secure data over any stream based physical channel. Read more about `OSDP here
19 too much resource requirements. The security is not top-notch (AES-128) but it
24 - LED
25 - Buzzer
26 - Keypad
[all …]
/Zephyr-latest/doc/hardware/peripherals/
Dmbox.rst3 Multi-Channel Inter-Processor Mailbox (MBOX)
/Zephyr-latest/drivers/adc/
DKconfig.lmp90xxx4 # SPDX-License-Identifier: Apache-2.0
19 The LMP90xxx is a multi-channel, low power sensor analog
/Zephyr-latest/drivers/dac/
Ddac_mcp4728.c4 * SPDX-License-Identifier: Apache-2.0
18 #define MCP4728_DAC_MAX_VAL ((1U << MCP4728_RESOLUTION) - 1U)
40 if (channel_cfg->channel_id >= MCP4728_MAX_CHANNEL) { in mcp4728_channel_setup()
41 return -ENOTSUP; in mcp4728_channel_setup()
44 if (channel_cfg->resolution != MCP4728_RESOLUTION) { in mcp4728_channel_setup()
45 return -ENOTSUP; in mcp4728_channel_setup()
48 if (channel_cfg->internal) { in mcp4728_channel_setup()
49 return -ENOTSUP; in mcp4728_channel_setup()
55 static int mcp4728_write_value(const struct device *dev, uint8_t channel, uint32_t value) in mcp4728_write_value() argument
57 const struct mcp4728_config *config = (struct mcp4728_config *)dev->config; in mcp4728_write_value()
[all …]
/Zephyr-latest/soc/openisa/rv32m1/
Dsoc.h4 * SPDX-License-Identifier: Apache-2.0
26 * See gen_isr_tables.py for details on the Zephyr multi-level IRQ
58 * @brief INTMUX channel (i.e. level 2 aggregator number) for an IRQ
62 * @param irq The IRQ number whose INTMUX channel / level 2 aggregator
64 * @return INTMUX channel number associated with the IRQ
71 * - the INTMUX output IRQ numbers are arranged consecutively in rv32m1_intmux_channel()
72 * by channel in the event unit IRQ numbering assignment, in rv32m1_intmux_channel()
73 * starting from channel 0. in rv32m1_intmux_channel()
75 * - CONFIG_2ND_LVL_INTR_00_OFFSET is defined to in rv32m1_intmux_channel()
77 * interrupt controller's IRQ numbers, i.e. channel 0's in rv32m1_intmux_channel()
[all …]
/Zephyr-latest/drivers/sensor/maxim/max30101/
DKconfig4 # SPDX-License-Identifier: Apache-2.0
20 individual channel) can be averaged and decimated on the chip by
54 Set to operate in heart rate only mode. The red LED channel is
63 bool "Multi-LED mode"
65 Set to operate in multi-LED mode. The green, red, and/or IR LED
75 Set the ADC's full-scale range.
87 pulse/conversion per active LED channel. In SpO2 mode, these means
Dmax30101.c4 * SPDX-License-Identifier: Apache-2.0
18 struct max30101_data *data = dev->data; in max30101_sample_fetch()
19 const struct max30101_config *config = dev->config; in max30101_sample_fetch()
27 num_bytes = data->num_channels * MAX30101_BYTES_PER_CHANNEL; in max30101_sample_fetch()
28 if (i2c_burst_read_dt(&config->i2c, MAX30101_REG_FIFO_DATA, buffer, in max30101_sample_fetch()
31 return -EIO; in max30101_sample_fetch()
36 /* Each channel is 18-bits */ in max30101_sample_fetch()
42 data->raw[fifo_chan++] = fifo_data; in max30101_sample_fetch()
52 struct max30101_data *data = dev->data; in max30101_channel_get()
70 LOG_ERR("Unsupported sensor channel"); in max30101_channel_get()
[all …]
/Zephyr-latest/include/zephyr/drivers/pcie/
Dcap.h4 * SPDX-License-Identifier: Apache-2.0
30 #define PCI_CAP_ID_PCIX 0x07U /**< PCI-X */
32 #define PCI_CAP_ID_VNDR 0x09U /**< Vendor-Specific */
35 #define PCI_CAP_ID_SHPC 0x0CU /**< PCI Standard Hot-Plug Controller */
40 #define PCI_CAP_ID_MSIX 0x11U /**< MSI-X */
56 #define PCIE_EXT_CAP_ID_VC 0x0002U /**< Virtual Channel when no MFVC */
62 #define PCIE_EXT_CAP_ID_MFVC 0x0008U /**< Multi-Function VC Capability */
63 #define PCIE_EXT_CAP_ID_MFVC_VC 0x0009U /**< Virtual Channel used with MFVC */
65 #define PCIE_EXT_CAP_ID_VNDR 0x000BU /**< Vendor-Specific Extended Capability */
66 #define PCIE_EXT_CAP_ID_CAC 0x000CU /**< Config Access Correlation - obsolete */
[all …]
/Zephyr-latest/drivers/dai/intel/alh/
Dalh.h4 * SPDX-License-Identifier: Apache-2.0
26 (((x) & 0xF) - IPC4_ALH_DAI_INDEX_OFFSET))
31 (((x) & ((1ULL << ((b_hi) - (b_lo) + 1ULL)) - 1ULL)) << (b_lo))
34 #define dai_get_drvdata(dai) &dai->priv_data
35 #define dai_base(dai) dai->plat_data.base
69 /* ALH Configuration Request - SOF_IPC_DAI_ALH_CONFIG */
83 /* Single to multi aggregation mapping item. */
85 /* Vindex of a single ALH channel aggregated. */
87 /* Channel mask */
/Zephyr-latest/drivers/pwm/
Dpwm_ite_it8801.c4 * SPDX-License-Identifier: Apache-2.0
43 int channel; member
56 const struct pwm_it8801_config *config = dev->config; in pwm_enable()
60 ret = i2c_reg_update_byte_dt(&config->i2c_dev, config->reg_mcr, in pwm_enable()
63 ret = i2c_reg_update_byte_dt(&config->i2c_dev, config->reg_mcr, in pwm_enable()
72 static int pwm_it8801_get_cycles_per_sec(const struct device *dev, uint32_t channel, in pwm_it8801_get_cycles_per_sec() argument
76 ARG_UNUSED(channel); in pwm_it8801_get_cycles_per_sec()
83 static int pwm_it8801_set_cycles(const struct device *dev, uint32_t channel, uint32_t period_cycles, in pwm_it8801_set_cycles() argument
86 ARG_UNUSED(channel); in pwm_it8801_set_cycles()
88 const struct pwm_it8801_config *config = dev->config; in pwm_it8801_set_cycles()
[all …]
/Zephyr-latest/dts/bindings/ieee802154/
Datmel,rf2xx.yaml1 # Copyright (c) 2019-2020 Gerson Fernando Budke <nandojve@gmail.com>
2 # SPDX-License-Identifier: Apache-2.0
8 include: spi-device.yaml
11 irq-gpios:
12 type: phandle-array
15 reset-gpios:
16 type: phandle-array
19 slptr-gpios:
20 type: phandle-array
23 Multi-functional pin that controls sleep, deep sleep, transmit
[all …]
/Zephyr-latest/soc/infineon/cat1a/psoc6_legacy/
Dcypress_psoc6_dt.h3 * Copyright (c) 2020-2021 ATL Electronics
5 * SPDX-License-Identifier: Apache-2.0
23 * because Cortex-M0+ can handle a limited number of interrupts and have
44 * n - driver instance number
45 * isr - isr function to be called
47 * Cortex-M4 simple pass the parameter and constructs an usual NVIC
50 * The Cortex-M0+ must get from interrupt parent the interrupt line and
51 * configure the interrupt channel to connect PSOC 6 peripheral interrupt to
52 * Cortex-M0+ NVIC. The multiplexer is configured by CY_PSOC6_DT_NVIC_MUX_MAP
55 * see cypress,psoc6-int-mux.yaml for devicetree documentation.
[all …]
/Zephyr-latest/drivers/interrupt_controller/
Dintc_nxp_irqsteer.c4 * SPDX-License-Identifier: Apache-2.0
16 * - in Zephyr terminology, the IRQ_STEER can be considered an interrupt aggregator. As such,
20 * - below you may find a diagram meant to give you an intuition regarding the IP's structure
26 * MASK[0:4]------ |
28 * +------+
32 * +------+
34 * SET[0:4]------ |
36 * +------+
40 * +------+
43 * +------+
[all …]
/Zephyr-latest/boards/shields/adafruit_aw9523/doc/
Dindex.rst10 16-channel GPIO/LED controller function.
21 +--------------------------+------------------------------------------+
25 +--------------------------+------------------------------------------+
27 +--------------------------+------------------------------------------+
29 +--------------------------+------------------------------------------+
31 +--------------------------+------------------------------------------+
34 GPIO in the ``int-gpios`` property in an additional overlay. The INT terminal must be
38 and define the ``reset-gpios`` property in an additional overlay.
43 Set ``--shield adafruit_aw9523`` when you invoke ``west build``.
46 https://learn.adafruit.com/adafruit-aw9523-gpio-expander-and-led-driver
[all …]

1234