Searched full:480 (Results 1 – 25 of 136) sorted by relevance
123456
| /Zephyr-latest/samples/drivers/video/capture/ |
| D | README.rst | 83 RGBP width [480; 480; 0] height [272; 272; 0]
84 YUYV width [480; 480; 0] height [272; 272; 0]
85 RGBP width [640; 640; 0] height [480; 480; 0]
86 YUYV width [640; 640; 0] height [480; 480; 0]
89 - Default format: RGBP 480x272
93 x_resolution = 480, y_resolution = 272, supported_pixel_formats = 40
|
| /Zephyr-latest/boards/shields/lcd_par_s035/doc/ |
| D | index.rst | 9 The LCD-PAR-S035 is a 3.5” 480x320 IPS TFT LCD module with wide viewing angle
40 …sign/design-center/development-boards-and-designs/general-purpose-mcus/3-5-480x320-ips-tft-lcd-mod…
|
| /Zephyr-latest/boards/shields/rtkmipilcdb00000be/ |
| D | rtkmipilcdb00000be.overlay | 37 width = <480>;
45 width = <480>;
|
| /Zephyr-latest/boards/shields/st_b_lcd40_dsi1_mb1166/ |
| D | st_b_lcd40_dsi1_mb1166.overlay | 28 width = <480>;
40 height = <480>;
|
| D | st_b_lcd40_dsi1_mb1166_a09.overlay | 28 width = <480>;
40 height = <480>;
|
| /Zephyr-latest/samples/drivers/video/capture_to_lvgl/ |
| D | README.rst | 52 [00:00:02.780,000] <inf> main: RGBP width [640; 640; 0] height [480; 480; 0]
62 [00:00:02.780,000] <inf> main: JPEG width [640; 640; 0] height [480; 480; 0]
|
| /Zephyr-latest/tests/arch/x86/info/ |
| D | app.overlay | 10 height = <480>;
|
| /Zephyr-latest/samples/modules/lvgl/demos/boards/ |
| D | native_posix.overlay | 10 width = <480>;
|
| D | native_posix_64.overlay | 10 width = <480>;
|
| /Zephyr-latest/samples/drivers/video/tcpserversink/ |
| D | README.rst | 47 Video device detected, format: RGBP 480x272
57 ! videoparse format=rgb16 width=480 height=272 \
|
| /Zephyr-latest/drivers/video/ |
| D | mt9m114.c | 128 {MT9M114_CAM_OUTPUT_WIDTH, 2, 0x01E0}, /* 480 */
143 {MT9M114_CAM_CROP_WINDOW_HEIGHT, 2, 0x01E0}, /* 480 */
145 {MT9M114_CAM_OUTPUT_HEIGHT, 2, 0x01E0}, /* 480 */
169 {.width = 480, .height = 272, .params = mt9m114_480_272},
170 {.width = 640, .height = 480, .params = mt9m114_640_480},
181 MT9M114_VIDEO_FORMAT_CAP(480, 272, VIDEO_PIX_FMT_RGB565),
182 MT9M114_VIDEO_FORMAT_CAP(480, 272, VIDEO_PIX_FMT_YUYV),
183 MT9M114_VIDEO_FORMAT_CAP(640, 480, VIDEO_PIX_FMT_RGB565),
184 MT9M114_VIDEO_FORMAT_CAP(640, 480, VIDEO_PIX_FMT_YUYV),
537 /* Set default format to 480x272 RGB565 */ in mt9m114_init()
[all …]
|
| /Zephyr-latest/soc/renesas/rz/rzg3s/ |
| D | Kconfig.defconfig | 8 default 480
|
| /Zephyr-latest/dts/bindings/clock/ |
| D | st,stm32h7-rcc.yaml | 20 clock-frequency = <DT_FREQ_M(480)>; /* SYSCLK runs at 480MHz */
|
| /Zephyr-latest/tests/lib/heap/ |
| D | testcase.yaml | 16 timeout: 480
|
| /Zephyr-latest/drivers/sensor/st/lps25hb/ |
| D | lps25hb.c | 87 /* val = raw_val / 480 + 42.5 */ in lps25hb_temp_convert()
88 uval = (int32_t)raw_val * 1000000 / 480 + 42500000; in lps25hb_temp_convert()
89 val->val1 = (raw_val * 10 / 480 + 425) / 10; in lps25hb_temp_convert()
|
| /Zephyr-latest/dts/bindings/cpu/ |
| D | espressif,riscv.yaml | 18 320 MHz or 480 MHz.
|
| D | espressif,xtensa-lx6.yaml | 18 320 MHz or 480 MHz.
|
| D | espressif,xtensa-lx7.yaml | 18 320 MHz or 480 MHz.
|
| /Zephyr-latest/boards/shields/ftdi_vm800c/ |
| D | ftdi_vm800c.overlay | 30 hsize = <480>;
|
| /Zephyr-latest/boards/shields/waveshare_epaper/ |
| D | waveshare_epaper_gdew075t7.overlay | 28 height = <480>;
|
| /Zephyr-latest/subsys/logging/backends/ |
| D | Kconfig.net | 103 default 480 if NET_IPV4
108 The RFC 5426 recommends that for IPv4 the size is 480 octets and for
|
| /Zephyr-latest/boards/shields/rk043fn02h_ct/ |
| D | rk043fn02h_ct.overlay | 32 width = <480>;
|
| /Zephyr-latest/boards/shields/rk043fn66hs_ctg/ |
| D | rk043fn66hs_ctg.overlay | 33 width = <480>;
|
| /Zephyr-latest/soc/microchip/mec/common/ |
| D | soc_pcr.h | 33 #define MCHP_XEC_CLK_SLOW_CLK_DIV_100K 480u
|
| /Zephyr-latest/boards/shields/lcd_par_s035/ |
| D | lcd_par_s035_8080.overlay | 44 width = <480>;
|
123456
