Home
last modified time | relevance | path

Searched defs:n (Results 1 – 10 of 10) sorted by relevance

/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/ble/common/
Dutility.c25 void swapN(unsigned char *p, int n) in swapN()
86 void my_fifo_init (my_fifo_t *f, int s, u8 n, u8 *p) in my_fifo_init()
118 int my_fifo_push (my_fifo_t *f, u8 *p, int n) in my_fifo_push()
Dutility.h100 #define foreach(i, n) for(int i = 0; i < (n); ++i) argument
106 #define everyN(i, n) ++(i); (i)=((i) < N ? (i) : 0); if(0 == (i)) argument
177 #define MYFIFO_INIT(name,size,n) u8 name##_b[size * n]={0};my_fifo_t name = {size,n,0,0, name##_… argument
179 #define MYFIFO_INIT_IRAM(name,size,n) u8 name##_b[size * n]__attribute__((aligned(4)))/*={0}*/;my… argument
182 #define DATA_LENGTH_ALLIGN4(n) ((n + 3) / 4 * 4) argument
183 #define DATA_LENGTH_ALLIGN16(n) ((n + 15) / 16 * 16) argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/ble/vendor/controller/
Db91_bt.c36 #define BYTES_TO_UINT16(n, p) {n = ((u16)(p)[0] + ((u16)(p)[1]<<8));} argument
37 #define BSTREAM_TO_UINT16(n, p) {BYTES_TO_UINT16(n, p); p += 2;} argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/ble/stack/ble/
Dble_common.h324 #define CAL_MTU_BUFF_SIZE(n) (((n + 6) + 3)/4 * 4) argument
329 #define L2CAP_ALLIGN4_KFRAM_DMA_BUFF(n) (((n + 12) + 3) / 4 * 4) argument
332 #define CIS_PDU_ALLIGN4_TXBUFF(n) DATA_LENGTH_ALLIGN4((CAL_LL_ISO_TX_FIFO_SIZE(n) + DATA_LENGTH_… argument
334 #define CIS_PDU_ALLIGN4_RXBUFF(n) DATA_LENGTH_ALLIGN4(CAL_LL_ISO_RX_FIFO_SIZE(n) ) argument
336 #define BIS_PDU_ALLIGN4_TXBUFF(n) DATA_LENGTH_ALLIGN4((CAL_LL_ISO_TX_FIFO_SIZE(n) + DATA_LENGTH_… argument
338 #define BIS_PDU_ALLIGN4_RXBUFF(n) DATA_LENGTH_ALLIGN4(BIS_LL_RX_PDU_FIFO_SIZE(n)) argument
340 #define IAL_SDU_ALLIGN4_BUFF(n) (((n + 16) + 3) / 4 * 4) argument
342 #define HCI_ISO_ALLIGN4_BUFF(n) (((n + 4) + 3) / 4 * 4) //DMA len 4 argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/drivers/B91/ext_driver/
Dext_misc.h214 #define HCI_FIFO_SIZE(n) (((n+2+4) + 15) / 16 *16) argument
222 #define CAL_LL_ISO_RX_FIFO_SIZE(n) (((n + 21) + 15) / 16 * 16) argument
230 #define CAL_LL_ISO_TX_FIFO_SIZE(n) (((n + 10) + 15) / 16 * 16) argument
237 #define ISO_BIS_RX_PDU_SIZE_ALLIGN16(n) (((n + 25) + 15) / 16 * 16) //4+2+4+2+4+3+12 argument
240 #define BIS_LL_RX_PDU_FIFO_SIZE(n) (CAL_LL_ISO_RX_FIFO_SIZE(n) + 12) argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/drivers/B91/reg_include/
Danalog_reg.h46 #define reg_ana_data(n) REG_ADDR8(ALG_BASE_ADDR+0x04+(n)) argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/drivers/B91/
Duart.c682 static unsigned char uart_is_prime(unsigned int n) in uart_is_prime()
Dpke.c160 unsigned int div2n_u32(unsigned int a[], signed int aWordLen, unsigned int n) in div2n_u32()
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/ble/stack/ble/hci/
Dhci_const.h236 #define HCI_EVT_CMDSTATUS(n,c,g,s) ((s) | (n<<8) | (c<<16) | (g<<24)) argument
237 #define HCI_EVT_CMD_COMPLETE_STATUS(n,c,g,s) ((n<<0) | (c<<8) | (g<<16) | (s<<24)) argument
/hal_telink-3.6.0-3.5.0-3.4.0/tlsr9/common/
Dbit.h31 #define BIT(n) ( 1<<(n)) argument