Home
last modified time | relevance | path

Searched defs:mask (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-2.7.6/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4969 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
/hal_stm32-2.7.6/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4969 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
Dstm32wlxx_hal_ipcc.c467 uint32_t mask; in HAL_IPCC_NotifyCPU() local
Dstm32wlxx_hal_subghz.c1732 uint32_t mask; in SUBGHZ_WaitOnBusy() local
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
3944 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESCCM_Process_IT() local
4688 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4848 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4969 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
Dstm32wbxx_hal_ipcc.c454 uint32_t mask; in HAL_IPCC_NotifyCPU() local
/hal_stm32-2.7.6/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
4646 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4806 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4927 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
Dstm32l5xx_ll_fmc.c177 uint32_t mask; in FMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_cryp.c2506 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3274 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
4646 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4806 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
4927 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
Dstm32g4xx_ll_fmc.c188 uint32_t mask; in FMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_cryp.c2725 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_DMAInCplt() local
3551 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_AESGCM_Process_IT() local
4856 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase() local
4990 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_DMA() local
5112 uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U, /* 32-bit data type */ in CRYP_GCMCCM_SetHeaderPhase_IT() local
Dstm32u5xx_ll_fmc.c177 uint32_t mask; in FMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_cryp_ex.c953 uint32_t mask[4][3]; in HAL_CRYPEx_AES_Auth_IT() local
2244 uint32_t mask[4][3] ; in CRYP_AES_Auth_IT() local
3089 uint32_t mask[4][3]; in CRYP_Padding() local
Dstm32l4xx_ll_fmc.c195 uint32_t mask; in FMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_jpeg.c2002 uint32_t mask = 0; in HAL_JPEG_Pause() local
2055 uint32_t mask = 0; in HAL_JPEG_Resume() local
Dstm32h7xx_ll_fmc.c194 uint32_t mask; in FMC_NORSRAM_Init() local
Dstm32h7xx_hal_cryp.c4362 uint32_t mask[4] = {0x0U, 0x0FFU, 0x0FFFFU, 0x0FFFFFFU}; in CRYP_GCMCCM_SetHeaderPhase() local
/hal_stm32-2.7.6/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_hal_jpeg.c2018 uint32_t mask = 0; in HAL_JPEG_Pause() local
2074 uint32_t mask = 0; in HAL_JPEG_Resume() local
/hal_stm32-2.7.6/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_ll_fsmc.c160 uint32_t mask; in FSMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_ll_fsmc.c212 uint32_t mask; in FSMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_fsmc.c199 uint32_t mask; in FSMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_fmc.c205 uint32_t mask; in FMC_NORSRAM_Init() local
/hal_stm32-2.7.6/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_ipcc.c466 uint32_t mask; in HAL_IPCC_NotifyCPU() local
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_hrtim.h3559 uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]); in LL_HRTIM_SetADCPostScaler() local
3599 uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]); in LL_HRTIM_GetADCPostScaler() local
9605 uint64_t mask; in LL_HRTIM_FLT_Config() local
9649 …uint64_t mask = ( (uint64_t)(HRTIM_FLTINR1_FLT1SRC_0) << REG_SHIFT_TAB_FLTxF[iFault]) | /* t… in LL_HRTIM_FLT_SetSrc() local
9729 …uint64_t mask = (uint64_t)(HRTIM_FLTINR1_FLT1P) << REG_SHIFT_TAB_FLTxF[iFault] ; /* this for Pola… in LL_HRTIM_FLT_SetPolarity() local
9818 …uint64_t mask = (uint64_t)(HRTIM_FLTINR1_FLT1F) << REG_SHIFT_TAB_FLTxF[iFault] ; /* this for Pola… in LL_HRTIM_FLT_SetFilter() local