Home
last modified time | relevance | path

Searched defs:XCHAL_NUM_INSTRAM (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h215 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h314 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h314 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h314 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h285 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h314 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h307 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h285 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h312 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h402 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h402 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h391 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h377 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h400 #define XCHAL_NUM_INSTRAM 2 /* number of core instr. RAMs */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h402 #define XCHAL_NUM_INSTRAM 1 /* number of core instr. RAMs */ macro