| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/ |
| D | LPC802.h | 1175 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/ |
| D | MCXC041.h | 4619 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/ |
| D | LPC804.h | 1557 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/ |
| D | LPC845.h | 1661 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/ |
| D | MCXC242.h | 6732 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/ |
| D | MKL17Z644.h | 5990 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/ |
| D | MKL27Z644.h | 5999 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/ |
| D | MCXC141.h | 6732 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/ |
| D | MCXC144.h | 7375 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/ |
| D | MCXC142.h | 6730 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/ |
| D | MCXC143.h | 7375 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/ |
| D | LPC844.h | 1255 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/ |
| D | MCXC243.h | 7373 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/ |
| D | MCXC244.h | 7375 __IO uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC51U68/ |
| D | LPC51U68.h | 1288 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/ |
| D | MKE15Z4.h | 8673 __IO uint32_t MR; /**< Mode Register, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/ |
| D | MKE14Z4.h | 8671 __IO uint32_t MR; /**< Mode Register, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC54114/ |
| D | LPC54114_cm0plus.h | 1244 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| D | LPC54114_cm4.h | 1255 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/LPC54113/ |
| D | LPC54113.h | 1256 …__IO uint32_t MR[4]; /**< Match Register . MR can be enabled through t… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/ |
| D | MKE16Z4.h | 9510 __IO uint32_t MR; /**< Mode Register, offset: 0x10 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/ |
| D | MKV31F12810.h | 8509 __I uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F25612/ |
| D | MKV31F25612.h | 9406 __I uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F51212/ |
| D | MKV31F51212.h | 9652 __I uint8_t MR; /**< Mode Register, offset: 0x7 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/ |
| D | MCXA142.h | 2233 __IO uint32_t MR[1]; /**< Mode, array offset: 0xA0, array step: 0x4 */ member
3212 …__IO uint32_t MR[4]; /**< Match, array offset: 0x18, array step: 0x4 */ member
|
