/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/ |
D | S32K344_LPI2C.h | 79 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z4/ |
D | MKE14Z4.h | 3518 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z4/ |
D | MKE15Z4.h | 3519 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE12Z7/ |
D | MKE12Z7.h | 6346 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16Z4/ |
D | MKE16Z4.h | 3517 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE13Z7/ |
D | MKE13Z7.h | 6348 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE17Z7/ |
D | MKE17Z7.h | 6350 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z7/ |
D | MKE14Z7.h | 6078 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z7/ |
D | MKE15Z7.h | 6080 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16F16/ |
D | MKE16F16.h | 9525 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14F16/ |
D | MKE14F16.h | 8526 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE18F16/ |
D | MKE18F16.h | 9530 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/ |
D | K32L2A31A.h | 7394 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/ |
D | K32L2A41A.h | 7394 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/ |
D | K32L3A60_cm0plus.h | 9167 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
D | K32L3A60_cm4.h | 9802 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1011/ |
D | MIMXRT1011.h | 18350 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/ |
D | MCIMX7U5_cm4.h | 11993 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/ |
D | MCIMX7U3_cm4.h | 11992 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1015/ |
D | MIMXRT1015.h | 21388 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 25543 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 25526 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/ |
D | MIMXRT1041.h | 28076 __IO uint32_t MDER; /**< Master DMA Enable, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 26582 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 29289 __IO uint32_t MDER; /**< Master DMA Enable Register, offset: 0x1C */ member
|