Searched refs:timing (Results 1 – 16 of 16) sorted by relevance
| /trusted-firmware-a-latest/plat/imx/imx8m/ddr/ |
| D | dram.c | 141 void dram_umctl2_init(struct dram_timing_info *timing) in dram_umctl2_init() argument
143 struct dram_cfg_param *ddrc_cfg = timing->ddrc_cfg; in dram_umctl2_init()
146 for (i = 0U; i < timing->ddrc_cfg_num; i++) { in dram_umctl2_init()
156 void dram_phy_init(struct dram_timing_info *timing) in dram_phy_init() argument
158 struct dram_cfg_param *cfg = timing->ddrphy_cfg; in dram_phy_init()
162 cfg = timing->ddrphy_cfg; in dram_phy_init()
163 for (i = 0U; i < timing->ddrphy_cfg_num; i++) { in dram_phy_init()
169 cfg = timing->ddrphy_trained_csr; in dram_phy_init()
170 for (i = 0U; i < timing->ddrphy_trained_csr_num; i++) { in dram_phy_init()
176 cfg = timing->ddrphy_pie; in dram_phy_init()
[all …]
|
| /trusted-firmware-a-latest/plat/imx/imx8m/include/ |
| D | dram.h | 74 void dram_umctl2_init(struct dram_timing_info *timing);
75 void dram_phy_init(struct dram_timing_info *timing);
|
| /trusted-firmware-a-latest/drivers/st/fmc/ |
| D | stm32_fmc2_nand.c | 167 unsigned long timing, tar, tclr, thiz, twait; in stm32_fmc2_nand_setup_timing() local
172 timing = div_round_up(tar, hclkp) - 1U; in stm32_fmc2_nand_setup_timing()
173 tims.tar = MIN(timing, (unsigned long)FMC2_PCR_TIMING_MASK); in stm32_fmc2_nand_setup_timing()
176 timing = div_round_up(tclr, hclkp) - 1U; in stm32_fmc2_nand_setup_timing()
177 tims.tclr = MIN(timing, (unsigned long)FMC2_PCR_TIMING_MASK); in stm32_fmc2_nand_setup_timing()
190 timing = div_round_up(twait, hclkp); in stm32_fmc2_nand_setup_timing()
191 tims.twait = CLAMP(timing, 1UL, in stm32_fmc2_nand_setup_timing()
207 timing = div_round_up(tset_mem, hclkp); in stm32_fmc2_nand_setup_timing()
208 tims.tset_mem = CLAMP(timing, 1UL, in stm32_fmc2_nand_setup_timing()
229 timing = div_round_up(thold_mem, hclkp); in stm32_fmc2_nand_setup_timing()
[all …]
|
| /trusted-firmware-a-latest/fdts/ |
| D | stm32mp15-ddr.dtsi | 39 st,ctl-timing = <
100 st,phy-timing = <
|
| D | stm32mp13-ddr.dtsi | 39 st,ctl-timing = <
92 st,phy-timing = <
|
| D | stm32mp13-ddr3-1x4Gb-1066-binF.dtsi | 14 * timing mode optimized
|
| D | stm32mp15-ddr3-dhsom-2x4Gb-1066-binG.dtsi | 14 * timing mode optimized
|
| D | tc.dts | 358 panel-timing {
|
| /trusted-firmware-a-latest/drivers/st/ddr/ |
| D | stm32mp1_ram.c | 65 CTL_PARAM(timing), in stm32mp1_ddr_setup()
69 PHY_PARAM(timing), in stm32mp1_ddr_setup()
|
| /trusted-firmware-a-latest/docs/security_advisories/ |
| D | security-advisory-tfv-5.rst | 6 | | secure world timing information |
18 | Impact | Leakage of sensitive secure world timing information |
37 cause leakage of secure world timing information. This register should be added
|
| D | security-advisory-tfv-6.rst | 6 | | vulnerabilities using cache timing side-channels |
|
| /trusted-firmware-a-latest/docs/process/ |
| D | security-hardening.rst | 28 Preventing Secure-world timing information leakage via PMU counters
32 world from making it leak timing information. In general, higher privilege
44 Secure and Non-secure state. Thus, it attempts to leak timing information from
72 would allow it to carry out side-channel timing attacks against the Secure
|
| D | security.rst | 59 | | world timing information |
62 | | vulnerabilities using cache timing side-channels |
|
| /trusted-firmware-a-latest/drivers/st/i2c/ |
| D | stm32_i2c.c | 150 uint32_t timing = I2C_TIMING; in stm32_i2c_init() local
169 timing & TIMINGR_CLEAR_MASK); in stm32_i2c_init()
|
| /trusted-firmware-a-latest/docs/threat_model/ |
| D | threat_model.rst | 342 | | | Do not log high precision timing information. |
1007 | | side-channel timing attacks against TF-A. |
|
| /trusted-firmware-a-latest/docs/components/ |
| D | xlat-tables-lib-v2-design.rst | 115 timing, the MPU hardware does not involve memory-resident translation tables.
|
