Home
last modified time | relevance | path

Searched refs:spi_read_cache_op (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a-latest/plat/st/stm32mp1/
Dstm32mp1_boot_device.c178 zeromem(&device->spi_read_cache_op, sizeof(struct spi_mem_op)); in plat_get_spi_nand_data()
179 device->spi_read_cache_op.cmd.opcode = SPI_NAND_OP_READ_FROM_CACHE_4X; in plat_get_spi_nand_data()
180 device->spi_read_cache_op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in plat_get_spi_nand_data()
181 device->spi_read_cache_op.addr.nbytes = 2U; in plat_get_spi_nand_data()
182 device->spi_read_cache_op.addr.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in plat_get_spi_nand_data()
183 device->spi_read_cache_op.dummy.nbytes = 1U; in plat_get_spi_nand_data()
184 device->spi_read_cache_op.dummy.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in plat_get_spi_nand_data()
185 device->spi_read_cache_op.data.buswidth = SPI_MEM_BUSWIDTH_4_LINE; in plat_get_spi_nand_data()
186 device->spi_read_cache_op.data.dir = SPI_MEM_DATA_IN; in plat_get_spi_nand_data()
/trusted-firmware-a-latest/drivers/mtd/nand/
Dspi_nand.c97 if (spinand_dev.spi_read_cache_op.data.buswidth == in spi_nand_quad_enable()
186 spinand_dev.spi_read_cache_op.addr.val = offset; in spi_nand_read_from_cache()
189 spinand_dev.spi_read_cache_op.addr.val |= 1U << page_sh; in spi_nand_read_from_cache()
192 spinand_dev.spi_read_cache_op.data.buf = buffer; in spi_nand_read_from_cache()
193 spinand_dev.spi_read_cache_op.data.nbytes = len; in spi_nand_read_from_cache()
195 return spi_mem_exec_op(&spinand_dev.spi_read_cache_op); in spi_nand_read_from_cache()
276 spinand_dev.spi_read_cache_op.cmd.opcode = SPI_NAND_OP_READ_FROM_CACHE; in spi_nand_init()
277 spinand_dev.spi_read_cache_op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_init()
278 spinand_dev.spi_read_cache_op.addr.nbytes = 2U; in spi_nand_init()
279 spinand_dev.spi_read_cache_op.addr.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_init()
[all …]
/trusted-firmware-a-latest/include/drivers/
Dspi_nand.h37 struct spi_mem_op spi_read_cache_op; member