| /trusted-firmware-a-latest/plat/intel/soc/common/soc/ |
| D | socfpga_mailbox.c | 139 uint32_t resp_data; in mailbox_read_response() local
150 resp_data = mmio_read_32(MBOX_ENTRY_TO_ADDR(RESP, (rout)++)); in mailbox_read_response()
156 if (MBOX_RESP_CLIENT_ID(resp_data) != MBOX_ATF_CLIENT_ID) { in mailbox_read_response()
160 *job_id = MBOX_RESP_JOB_ID(resp_data); in mailbox_read_response()
162 ret_resp_len = MBOX_RESP_LEN(resp_data); in mailbox_read_response()
169 if (MBOX_RESP_ERR(resp_data) > 0U) { in mailbox_read_response()
170 INFO("Error in response: %x\n", resp_data); in mailbox_read_response()
171 return -MBOX_RESP_ERR(resp_data); in mailbox_read_response()
185 uint32_t resp_data; in mailbox_read_response_async() local
205 resp_data = mmio_read_32(MBOX_ENTRY_TO_ADDR(RESP, (rout)++)); in mailbox_read_response_async()
[all …]
|
| /trusted-firmware-a-latest/drivers/mmc/ |
| D | mmc.c | 72 r_data[i] = cmd.resp_data[i]; in mmc_send_cmd()
86 unsigned int resp_data[4] = {0}; in mmc_device_state() local
98 MMC_RESPONSE_R1, &resp_data[0]); in mmc_device_state()
104 if ((resp_data[0] & STATUS_SWITCH_ERROR) != 0U) { in mmc_device_state()
109 } while ((resp_data[0] & STATUS_READY_FOR_DATA) == 0U); in mmc_device_state()
111 return MMC_GET_STATE(resp_data[0]); in mmc_device_state()
396 unsigned int resp_data[4]; in sd_send_op_cond() local
410 &resp_data[0]); in sd_send_op_cond()
415 if ((resp_data[0] & OCR_POWERUP) != 0U) { in sd_send_op_cond()
416 mmc_ocr_value = resp_data[0]; in sd_send_op_cond()
[all …]
|
| /trusted-firmware-a-latest/plat/intel/soc/common/drivers/sdmmc/ |
| D | sdmmc.c | 83 *r_data = cmd.resp_data[i]; in sdmmc_send_cmd()
98 unsigned int resp_data[4]; in sdmmc_device_state() local
110 MMC_RESPONSE_R1, &resp_data[0]); in sdmmc_device_state()
116 if ((resp_data[0] & STATUS_SWITCH_ERROR) != 0U) { in sdmmc_device_state()
121 } while ((resp_data[0] & STATUS_READY_FOR_DATA) == 0U); in sdmmc_device_state()
123 return MMC_GET_STATE(resp_data[0]); in sdmmc_device_state()
378 unsigned int resp_data[4]; in sdmmc_sd_send_op_cond() local
392 &resp_data[0]); in sdmmc_sd_send_op_cond()
397 if ((resp_data[0] & OCR_POWERUP) != 0U) { in sdmmc_sd_send_op_cond()
398 mmc_ocr_value = resp_data[0]; in sdmmc_sd_send_op_cond()
[all …]
|
| /trusted-firmware-a-latest/plat/intel/soc/common/drivers/ddr/ |
| D | ddr.c | 88 uint32_t resp_data[IOSSM_RESP_MAX_WORD_SIZE]; in iossm_mb_read_response() local
95 resp_data[0] = mmio_read_32(IO96B_CSR_REG(CMD_RESPONSE_STATUS)); in iossm_mb_read_response()
96 resp_data[0] = (resp_data[0] & CMD_RESPONSE_DATA_SHORT_MASK) >> in iossm_mb_read_response()
101 resp_data[i] = mmio_read_32(IO96B_CSR_REG(resp_param_reg)); in iossm_mb_read_response()
|
| /trusted-firmware-a-latest/drivers/imx/usdhc/ |
| D | imx_usdhc.c | 212 cmd->resp_data[3] = (cmdrsp3 << 8) | (cmdrsp2 >> 24); in imx_usdhc_send_cmd()
213 cmd->resp_data[2] = (cmdrsp2 << 8) | (cmdrsp1 >> 24); in imx_usdhc_send_cmd()
214 cmd->resp_data[1] = (cmdrsp1 << 8) | (cmdrsp0 >> 24); in imx_usdhc_send_cmd()
215 cmd->resp_data[0] = (cmdrsp0 << 8); in imx_usdhc_send_cmd()
217 cmd->resp_data[0] = mmio_read_32(reg_base + CMDRSP0); in imx_usdhc_send_cmd()
|
| /trusted-firmware-a-latest/drivers/st/mmc/ |
| D | stm32_sdmmc2.c | 385 cmd->resp_data[0] = mmio_read_32(base + SDMMC_RESP4R); in stm32_sdmmc2_send_cmd_req()
386 cmd->resp_data[1] = mmio_read_32(base + SDMMC_RESP3R); in stm32_sdmmc2_send_cmd_req()
387 cmd->resp_data[2] = mmio_read_32(base + SDMMC_RESP2R); in stm32_sdmmc2_send_cmd_req()
388 cmd->resp_data[3] = mmio_read_32(base + SDMMC_RESP1R); in stm32_sdmmc2_send_cmd_req()
390 cmd->resp_data[0] = mmio_read_32(base + SDMMC_RESP1R); in stm32_sdmmc2_send_cmd_req()
393 cmd->resp_data[1] = mmio_read_32(base + in stm32_sdmmc2_send_cmd_req()
395 cmd->resp_data[2] = mmio_read_32(base + in stm32_sdmmc2_send_cmd_req()
397 cmd->resp_data[3] = mmio_read_32(base + in stm32_sdmmc2_send_cmd_req()
|
| /trusted-firmware-a-latest/drivers/synopsys/emmc/ |
| D | dw_mmc.c | 312 cmd->resp_data[0] = mmio_read_32(base + DWMMC_RESP0); in dw_send_cmd()
314 cmd->resp_data[1] = mmio_read_32(base + DWMMC_RESP1); in dw_send_cmd()
315 cmd->resp_data[2] = mmio_read_32(base + DWMMC_RESP2); in dw_send_cmd()
316 cmd->resp_data[3] = mmio_read_32(base + DWMMC_RESP3); in dw_send_cmd()
|
| /trusted-firmware-a-latest/drivers/rpi3/sdhost/ |
| D | rpi3_sdhost.c | 353 cmd->resp_data[0] = mmio_read_32(reg_base + HC_RESPONSE_0); in rpi3_sdhost_send_cmd()
354 cmd->resp_data[1] = mmio_read_32(reg_base + HC_RESPONSE_1); in rpi3_sdhost_send_cmd()
355 cmd->resp_data[2] = mmio_read_32(reg_base + HC_RESPONSE_2); in rpi3_sdhost_send_cmd()
356 cmd->resp_data[3] = mmio_read_32(reg_base + HC_RESPONSE_3); in rpi3_sdhost_send_cmd()
385 rpi3_sdhost_params.sdcard_rca = (cmd->resp_data[0] in rpi3_sdhost_send_cmd()
|
| /trusted-firmware-a-latest/plat/intel/soc/common/sip/ |
| D | socfpga_sip_fcs.c | 326 uint32_t resp_data[FCS_CRYPTION_RESP_WORD_SIZE] = {0U}; in intel_fcs_encryption_ext() local
355 CMD_CASUAL, resp_data, &resp_len); in intel_fcs_encryption_ext()
367 *dst_size = resp_data[FCS_CRYPTION_RESP_SIZE_OFFSET]; in intel_fcs_encryption_ext()
381 uint32_t resp_data[FCS_CRYPTION_RESP_WORD_SIZE] = {0U}; in intel_fcs_decryption_ext() local
414 CMD_CASUAL, resp_data, &resp_len); in intel_fcs_decryption_ext()
429 *dst_size = resp_data[FCS_CRYPTION_RESP_SIZE_OFFSET]; in intel_fcs_decryption_ext()
703 uint32_t resp_data[FCS_CS_KEY_OBJ_MAX_WORD_SIZE] = {0U}; in intel_fcs_export_crypto_service_key() local
725 CMD_CASUAL, resp_data, &resp_len); in intel_fcs_export_crypto_service_key()
728 op_status = resp_data[0] & FCS_CS_KEY_RESP_STATUS_MASK; in intel_fcs_export_crypto_service_key()
742 mmio_write_32(dst_addr, resp_data[i]); in intel_fcs_export_crypto_service_key()
[all …]
|
| /trusted-firmware-a-latest/drivers/cadence/emmc/ |
| D | cdns_sdmmc.c | 815 cmd->resp_data[0] = mmio_read_32(MMC_REG_BASE + SDHC_CDNS_SRS04); in cdns_send_cmd()
817 cmd->resp_data[1] = mmio_read_32(MMC_REG_BASE + SDHC_CDNS_SRS05); in cdns_send_cmd()
818 cmd->resp_data[2] = mmio_read_32(MMC_REG_BASE + SDHC_CDNS_SRS06); in cdns_send_cmd()
819 cmd->resp_data[3] = mmio_read_32(MMC_REG_BASE + SDHC_CDNS_SRS07); in cdns_send_cmd()
|
| /trusted-firmware-a-latest/include/drivers/ |
| D | mmc.h | 131 unsigned int resp_data[4]; member
|
| /trusted-firmware-a-latest/plat/intel/soc/common/ |
| D | socfpga_sip_svc.c | 555 uint32_t resp_data[CONFIG_STATUS_WORD_SIZE] = {0U}; local
558 CMD_CASUAL, resp_data, &resp_len);
568 *fw_version = resp_data[CONFIG_STATUS_FW_VER_OFFSET] & CONFIG_STATUS_FW_VER_MASK;
|
