| /trusted-firmware-a-latest/drivers/clk/ |
| D | clk.c | 14 static const struct clk_ops *ops; variable
18 assert((ops != NULL) && (ops->enable != NULL)); in clk_enable()
20 return ops->enable(id); in clk_enable()
25 assert((ops != NULL) && (ops->disable != NULL)); in clk_disable()
27 ops->disable(id); in clk_disable()
32 assert((ops != NULL) && (ops->get_rate != NULL)); in clk_get_rate()
34 return ops->get_rate(id); in clk_get_rate()
39 assert((ops != NULL) && (ops->get_parent != NULL)); in clk_get_parent()
41 return ops->get_parent(id); in clk_get_parent()
46 assert((ops != NULL) && (ops->is_enabled != NULL)); in clk_is_enabled()
[all …]
|
| /trusted-firmware-a-latest/drivers/gpio/ |
| D | gpio.c | 20 static const gpio_ops_t *ops; variable
24 assert(ops); in gpio_get_direction()
25 assert(ops->get_direction != 0); in gpio_get_direction()
28 return ops->get_direction(gpio); in gpio_get_direction()
33 assert(ops); in gpio_set_direction()
34 assert(ops->set_direction != 0); in gpio_set_direction()
38 ops->set_direction(gpio, direction); in gpio_set_direction()
43 assert(ops); in gpio_get_value()
44 assert(ops->get_value != 0); in gpio_get_value()
47 return ops->get_value(gpio); in gpio_get_value()
[all …]
|
| /trusted-firmware-a-latest/plat/mediatek/lib/pm/ |
| D | mtk_pm.c | 25 int plat_pm_ops_setup_pwr(struct plat_pm_pwr_ctrl *ops) in plat_pm_ops_setup_pwr() argument
27 if (!ops) { in plat_pm_ops_setup_pwr()
33 mtk_pm_ops.pwr_domain_suspend = ops->pwr_domain_suspend; in plat_pm_ops_setup_pwr()
37 mtk_pm_ops.pwr_domain_suspend_finish = ops->pwr_domain_suspend_finish; in plat_pm_ops_setup_pwr()
41 mtk_pm_ops.validate_power_state = ops->validate_power_state; in plat_pm_ops_setup_pwr()
45 mtk_pm_ops.get_sys_suspend_power_state = ops->get_sys_suspend_power_state; in plat_pm_ops_setup_pwr()
53 int plat_pm_ops_setup_smp(struct plat_pm_smp_ctrl *ops) in plat_pm_ops_setup_smp() argument
55 if (!ops) { in plat_pm_ops_setup_smp()
61 mtk_pm_ops.pwr_domain_on = ops->pwr_domain_on; in plat_pm_ops_setup_smp()
65 mtk_pm_ops.pwr_domain_on_finish = ops->pwr_domain_on_finish; in plat_pm_ops_setup_smp()
[all …]
|
| D | mtk_pm.h | 139 int register_cpu_pm_ops(unsigned int fn_flags, struct mtk_cpu_pm_ops *ops);
140 int register_cpu_smp_ops(unsigned int fn_flags, struct mtk_cpu_smp_ops *ops);
218 int plat_pm_ops_setup_pwr(struct plat_pm_pwr_ctrl *ops);
219 int plat_pm_ops_setup_reset(struct plat_pm_reset_ctrl *ops);
220 int plat_pm_ops_setup_smp(struct plat_pm_smp_ctrl *ops);
|
| /trusted-firmware-a-latest/plat/nvidia/tegra/soc/t186/drivers/mce/ |
| D | mce.c | 77 arch_mce_ops_t *ops; member
85 .ops = &ari_mce_ops,
90 .ops = &ari_mce_ops,
95 .ops = &ari_mce_ops,
100 .ops = &ari_mce_ops,
105 .ops = &nvg_mce_ops,
110 .ops = &nvg_mce_ops,
152 return mce_cfg_table[cpuid].ops; in mce_get_curr_cpu_ops()
161 const arch_mce_ops_t *ops; in mce_command_handler() local
170 ops = mce_get_curr_cpu_ops(); in mce_command_handler()
[all …]
|
| /trusted-firmware-a-latest/drivers/mtd/spi-mem/ |
| D | spi_mem.c | 29 const struct spi_bus_ops *ops; member
90 const struct spi_bus_ops *ops = spi_slave.ops; in spi_mem_set_speed_mode() local
93 ret = ops->set_speed(spi_slave.max_hz); in spi_mem_set_speed_mode()
99 ret = ops->set_mode(spi_slave.mode); in spi_mem_set_speed_mode()
108 static int spi_mem_check_bus_ops(const struct spi_bus_ops *ops) in spi_mem_check_bus_ops() argument
112 if (ops->claim_bus == NULL) { in spi_mem_check_bus_ops()
117 if (ops->release_bus == NULL) { in spi_mem_check_bus_ops()
122 if (ops->exec_op == NULL) { in spi_mem_check_bus_ops()
127 if (ops->set_speed == NULL) { in spi_mem_check_bus_ops()
132 if (ops->set_mode == NULL) { in spi_mem_check_bus_ops()
[all …]
|
| /trusted-firmware-a-latest/plat/mediatek/lib/pm/armv8_2/ |
| D | pwr_ctrl.c | 63 struct mtk_cpu_pm_ops *ops; member
69 .ops = NULL,
72 #define IS_CPUIDLE_FN_ENABLE(x) ((mtk_cpu_pwr.ops != NULL) && ((mtk_cpu_pwr.fn_mask & x) != 0))
84 return mtk_cpu_pwr.ops->get_pstate(domain, psci_state, state); in get_mediatek_pstate()
114 mtk_cpu_pwr.ops->mcusys_resume(state); in armv8_2_mcusys_pwr_on_common()
126 mtk_cpu_pwr.ops->mcusys_suspend(state); in armv8_2_mcusys_pwr_dwn_common()
140 mtk_cpu_pwr.ops->cluster_resume(state); in armv8_2_cluster_pwr_on_common()
148 mtk_cpu_pwr.ops->cluster_suspend(state); in armv8_2_cluster_pwr_dwn_common()
184 mtk_cpu_pwr.ops->cpu_resume(state); in armv8_2_cpu_pwr_resume()
191 mtk_cpu_pwr.ops->cpu_suspend(state); in armv8_2_cpu_pwr_suspend()
[all …]
|
| /trusted-firmware-a-latest/drivers/delay_timer/ |
| D | generic_delay_timer.c | 19 static timer_ops_t ops; variable
34 ops.get_timer_value = get_timer_value; in generic_delay_timer_init_args()
35 ops.clk_mult = mult; in generic_delay_timer_init_args()
36 ops.clk_div = div; in generic_delay_timer_init_args()
38 timer_init(&ops); in generic_delay_timer_init_args()
|
| /trusted-firmware-a-latest/plat/arm/css/sgi/ |
| D | sgi_bl31_setup.c | 119 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
127 ops->cpu_standby = NULL; in plat_arm_psci_override_pm_ops()
128 ops->system_off = NULL; in plat_arm_psci_override_pm_ops()
129 ops->system_reset = NULL; in plat_arm_psci_override_pm_ops()
130 ops->get_sys_suspend_power_state = NULL; in plat_arm_psci_override_pm_ops()
131 ops->pwr_domain_suspend = NULL; in plat_arm_psci_override_pm_ops()
132 ops->pwr_domain_suspend_finish = NULL; in plat_arm_psci_override_pm_ops()
135 return css_scmi_override_pm_ops(ops); in plat_arm_psci_override_pm_ops()
|
| /trusted-firmware-a-latest/plat/arm/board/juno/ |
| D | juno_pm.c | 10 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
13 return css_scmi_override_pm_ops(ops); in plat_arm_psci_override_pm_ops()
15 return ops; in plat_arm_psci_override_pm_ops()
|
| /trusted-firmware-a-latest/drivers/arm/sp804/ |
| D | sp804_delay_timer.c | 41 void sp804_timer_ops_init(uintptr_t base_addr, const timer_ops_t *ops) in sp804_timer_ops_init() argument
44 assert(ops != 0 && ops->get_timer_value == sp804_get_timer_value); in sp804_timer_ops_init()
47 timer_init(ops); in sp804_timer_ops_init()
|
| /trusted-firmware-a-latest/drivers/io/ |
| D | io_mtd.c | 116 io_mtd_ops_t *ops = &cur->dev_spec->ops; in mtd_add_extra_offset() local
119 if (ops->seek == NULL) { in mtd_add_extra_offset()
123 ret = ops->seek(cur->base, cur->pos, extra_offset); in mtd_add_extra_offset()
207 io_mtd_ops_t *ops; in mtd_read() local
214 ops = &cur->dev_spec->ops; in mtd_read()
215 assert(ops->read != NULL); in mtd_read()
223 ret = ops->read(cur->base + cur->pos + cur->extra_offset, buffer, in mtd_read()
246 io_mtd_ops_t *ops; in mtd_dev_open() local
257 ops = &(cur->dev_spec->ops); in mtd_dev_open()
258 if (ops->init != NULL) { in mtd_dev_open()
[all …]
|
| D | io_block.c | 249 io_block_ops_t *ops; in block_read() local
269 ops = &(cur->dev_spec->ops); in block_read()
274 (ops->read != NULL)); in block_read()
317 request = ops->read(lba, buf->offset, request); in block_read()
361 io_block_ops_t *ops; in block_write() local
381 ops = &(cur->dev_spec->ops); in block_write()
386 (ops->read != NULL) && in block_write()
387 (ops->write != NULL)); in block_write()
446 request = ops->read(lba, buf->offset, request); in block_write()
471 request = ops->write(lba, buf->offset, request); in block_write()
|
| /trusted-firmware-a-latest/plat/arm/board/corstone1000/common/ |
| D | corstone1000_pm.c | 33 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
35 ops = &plat_arm_psci_pm_ops; in plat_arm_psci_override_pm_ops()
36 return ops; in plat_arm_psci_override_pm_ops()
|
| /trusted-firmware-a-latest/drivers/st/regulator/ |
| D | regulator_core.c | 33 if (rdev->desc->ops->lock != NULL) { in lock_driver()
34 rdev->desc->ops->lock(rdev->desc); in lock_driver()
40 if (rdev->desc->ops->unlock != NULL) { in unlock_driver()
41 rdev->desc->ops->unlock(rdev->desc); in unlock_driver()
123 if (rdev->desc->ops->set_state == NULL) { in __regulator_set_state()
127 return rdev->desc->ops->set_state(rdev->desc, state); in __regulator_set_state()
186 if (rdev->desc->ops->get_state == NULL) { in regulator_is_enabled()
192 ret = rdev->desc->ops->get_state(rdev->desc); in regulator_is_enabled()
218 if (rdev->desc->ops->set_voltage == NULL) { in regulator_set_voltage()
228 ret = rdev->desc->ops->set_voltage(rdev->desc, mvolt); in regulator_set_voltage()
[all …]
|
| /trusted-firmware-a-latest/drivers/nxp/timer/ |
| D | nxp_timer.c | 17 static timer_ops_t ops; variable
62 ops.get_timer_value = timer_get_value; in delay_timer_init_args()
63 ops.clk_mult = mult; in delay_timer_init_args()
64 ops.clk_div = div; in delay_timer_init_args()
66 timer_init(&ops); in delay_timer_init_args()
|
| /trusted-firmware-a-latest/plat/arm/board/corstone700/common/ |
| D | corstone700_pm.c | 19 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
21 return ops; in plat_arm_psci_override_pm_ops()
|
| /trusted-firmware-a-latest/drivers/mmc/ |
| D | mmc.c | 26 static const struct mmc_ops *ops; variable
66 ret = ops->send_cmd(&cmd); in mmc_send_cmd()
172 ret = ops->prepare(0, (uintptr_t)&scr, sizeof(scr)); in mmc_sd_switch()
196 ret = ops->read(0, (uintptr_t)&scr, sizeof(scr)); in mmc_sd_switch()
253 return ops->set_ios(clk, width); in mmc_set_ios()
269 ret = ops->prepare(0, (uintptr_t)&mmc_ext_csd, in mmc_fill_device_info()
281 ret = ops->read(0, (uintptr_t)&mmc_ext_csd, in mmc_fill_device_info()
374 ret = ops->prepare(0, (uintptr_t)&sd_switch_func_status, in sd_switch()
389 return ops->read(0, (uintptr_t)&sd_switch_func_status, in sd_switch()
481 ops->init(); in mmc_enumerate()
[all …]
|
| /trusted-firmware-a-latest/plat/intel/soc/common/drivers/sdmmc/ |
| D | sdmmc.c | 23 static const struct mmc_ops *ops; variable
77 ret = ops->send_cmd(&cmd); in sdmmc_send_cmd()
161 ret = ops->prepare(0, (uintptr_t)&scr, sizeof(scr)); in sdmmc_mmc_sd_switch()
178 ret = ops->read(0, (uintptr_t)&scr, sizeof(scr)); in sdmmc_mmc_sd_switch()
235 return ops->set_ios(clk, width); in sdmmc_set_ios()
251 ret = ops->prepare(0, (uintptr_t)&mmc_ext_csd, in sdmmc_fill_device_info()
263 ret = ops->read(0, (uintptr_t)&mmc_ext_csd, in sdmmc_fill_device_info()
356 ret = ops->prepare(0, (uintptr_t)&sd_switch_func_status, in sdmmc_sd_switch()
371 return ops->read(0, (uintptr_t)&sd_switch_func_status, in sdmmc_sd_switch()
468 ops->init(); in sdmmc_enumerate()
[all …]
|
| /trusted-firmware-a-latest/plat/arm/board/morello/ |
| D | morello_bl31_setup.c | 35 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
37 ops->pwr_domain_off = morello_pwr_domain_off; in plat_arm_psci_override_pm_ops()
38 return css_scmi_override_pm_ops(ops); in plat_arm_psci_override_pm_ops()
|
| /trusted-firmware-a-latest/plat/intel/soc/common/ |
| D | socfpga_storage.c | 148 boot_dev_spec.ops.read = SDMMC_READ_BLOCKS; in socfpga_io_setup()
149 boot_dev_spec.ops.write = SDMMC_WRITE_BLOCKS; in socfpga_io_setup()
161 nand_dev_spec.ops.init = cdns_nand_init_mtd; in socfpga_io_setup()
162 nand_dev_spec.ops.read = cdns_nand_read; in socfpga_io_setup()
163 nand_dev_spec.ops.write = NULL; in socfpga_io_setup()
|
| /trusted-firmware-a-latest/drivers/mtd/nand/ |
| D | raw_nand.c | 44 return rawnand_dev.ops->exec(&req); in nand_send_cmd()
57 return rawnand_dev.ops->exec(&req); in nand_send_addr()
70 return rawnand_dev.ops->exec(&req); in nand_send_wait()
84 return rawnand_dev.ops->exec(&req); in nand_read_data()
397 void nand_raw_ctrl_init(const struct nand_ctrl_ops *ops) in nand_raw_ctrl_init() argument
399 rawnand_dev.ops = ops; in nand_raw_ctrl_init()
415 if ((rawnand_dev.ops->setup == NULL) || in nand_raw_init()
416 (rawnand_dev.ops->exec == NULL)) { in nand_raw_init()
442 rawnand_dev.ops->setup(rawnand_dev.nand_dev); in nand_raw_init()
|
| /trusted-firmware-a-latest/drivers/arm/css/scp/ |
| D | css_pm_scmi.c | 417 const plat_psci_ops_t *css_scmi_override_pm_ops(plat_psci_ops_t *ops) in css_scmi_override_pm_ops() argument
440 ops->get_node_hw_state = NULL; in css_scmi_override_pm_ops()
447 ops->system_off = NULL; in css_scmi_override_pm_ops()
448 ops->system_reset = NULL; in css_scmi_override_pm_ops()
449 ops->get_sys_suspend_power_state = NULL; in css_scmi_override_pm_ops()
456 ops->get_sys_suspend_power_state = NULL; in css_scmi_override_pm_ops()
462 ops->system_reset2 = NULL; in css_scmi_override_pm_ops()
466 return ops; in css_scmi_override_pm_ops()
|
| /trusted-firmware-a-latest/drivers/st/clk/ |
| D | clk-stm32-core.h | 61 const struct stm32_clk_ops *ops; member
232 .ops = &clk_stm32_divider_ops,\
247 .ops = &clk_stm32_gate_ops,\
266 .ops = &clk_fixed_factor_ops,\
278 .ops = &clk_gate_ops,\
287 .ops = (&clk_mux_ops),\
304 .ops = &clk_timer_ops,\
318 .ops = &clk_stm32_fixed_rate_ops,\
369 .ops = &clk_stm32_osc_ops,\
380 .ops = &clk_stm32_osc_nogate_ops,\
|
| /trusted-firmware-a-latest/plat/arm/board/n1sdp/ |
| D | n1sdp_bl31_setup.c | 71 const plat_psci_ops_t *plat_arm_psci_override_pm_ops(plat_psci_ops_t *ops) in plat_arm_psci_override_pm_ops() argument
73 ops->pwr_domain_off = n1sdp_pwr_domain_off; in plat_arm_psci_override_pm_ops()
74 return css_scmi_override_pm_ops(ops); in plat_arm_psci_override_pm_ops()
|
