Home
last modified time | relevance | path

Searched refs:cpu_id (Results 1 – 25 of 56) sorted by relevance

123

/trusted-firmware-a-latest/plat/imx/imx8qx/
Dimx8qx_psci.c68 unsigned int cpu_id; in imx_pwr_domain_on() local
70 cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in imx_pwr_domain_on()
72 printf("imx_pwr_domain_on cpu_id %d\n", cpu_id); in imx_pwr_domain_on()
74 if (sc_pm_set_resource_power_mode(ipc_handle, ap_core_index[cpu_id], in imx_pwr_domain_on()
76 ERROR("core %d power on failed!\n", cpu_id); in imx_pwr_domain_on()
80 if (sc_pm_cpu_start(ipc_handle, ap_core_index[cpu_id], in imx_pwr_domain_on()
82 ERROR("boot core %d failed!\n", cpu_id); in imx_pwr_domain_on()
103 unsigned int cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in imx_pwr_domain_off() local
106 sc_pm_req_cpu_low_power_mode(ipc_handle, ap_core_index[cpu_id], in imx_pwr_domain_off()
108 printf("turn off core:%d\n", cpu_id); in imx_pwr_domain_off()
[all …]
/trusted-firmware-a-latest/plat/marvell/armada/a8k/common/
Dplat_pm.c90 #define PWRC_CPUN_CR_REG(cpu_id) \ argument
91 (MVEBU_REGS_BASE + 0x680000 + (cpu_id * 0x10))
100 #define CCU_B_PRCRN_REG(cpu_id) \ argument
102 ((cpu_id / 2) * (0x400)) + ((cpu_id % 2) * 4))
119 static int plat_marvell_cpu_powerdown(int cpu_id) in plat_marvell_cpu_powerdown() argument
124 INFO("Powering down CPU%d\n", cpu_id); in plat_marvell_cpu_powerdown()
127 reg_val = mmio_read_32(PWRC_CPUN_CR_REG(cpu_id)); in plat_marvell_cpu_powerdown()
129 mmio_write_32(PWRC_CPUN_CR_REG(cpu_id), reg_val); in plat_marvell_cpu_powerdown()
133 reg_val = mmio_read_32(PWRC_CPUN_CR_REG(cpu_id)); in plat_marvell_cpu_powerdown()
139 reg_val = mmio_read_32(PWRC_CPUN_CR_REG(cpu_id)); in plat_marvell_cpu_powerdown()
[all …]
/trusted-firmware-a-latest/plat/rockchip/common/
Dplat_topology.c24 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
26 cpu_id = mpidr & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
33 cpu_id += (cluster_id >> PLAT_RK_CLST_TO_CPUID_SHIFT); in plat_core_pos_by_mpidr()
35 if (cpu_id >= PLATFORM_CORE_COUNT) in plat_core_pos_by_mpidr()
38 return cpu_id; in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/xilinx/versal_net/include/
Dversal_net_def.h66 #define APU_PCIL_CORE_X_ISR_WAKE_REG(cpu_id) (APU_PCLI + (CORE_0_ISR_WAKE_OFFSET + \ argument
67 (APU_PCLI_CPU_STEP * (cpu_id))))
70 #define APU_PCIL_CORE_X_IEN_WAKE_REG(cpu_id) (APU_PCLI + (CORE_0_IEN_WAKE_OFFSET + \ argument
71 (APU_PCLI_CPU_STEP * (cpu_id))))
74 #define APU_PCIL_CORE_X_IDS_WAKE_REG(cpu_id) (APU_PCLI + (CORE_0_IDS_WAKE_OFFSET + \ argument
75 (APU_PCLI_CPU_STEP * (cpu_id))))
78 #define APU_PCIL_CORE_X_ISR_POWER_REG(cpu_id) (APU_PCLI + (CORE_0_ISR_POWER_OFFSET + \ argument
79 (APU_PCLI_CPU_STEP * (cpu_id))))
82 #define APU_PCIL_CORE_X_IEN_POWER_REG(cpu_id) (APU_PCLI + (CORE_0_IEN_POWER_OFFSET + \ argument
83 (APU_PCLI_CPU_STEP * (cpu_id))))
[all …]
/trusted-firmware-a-latest/plat/renesas/common/
Dplat_topology.c26 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
34 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
39 if (cluster_id == 0 && cpu_id >= PLATFORM_CLUSTER0_CORE_COUNT) in plat_core_pos_by_mpidr()
42 if (cluster_id == 1 && cpu_id >= PLATFORM_CLUSTER1_CORE_COUNT) in plat_core_pos_by_mpidr()
45 return (cpu_id + cluster_id * PLATFORM_CLUSTER0_CORE_COUNT); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/intel/soc/common/
Dsocfpga_topology.c29 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
37 cpu_id = (mpidr >> PLAT_CPU_ID_MPIDR_AFF_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
46 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) in plat_core_pos_by_mpidr()
49 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
Dsocfpga_psci.c26 void socfpga_wakeup_secondary_cpu(unsigned int cpu_id);
50 unsigned int cpu_id = plat_core_pos_by_mpidr(mpidr); in socfpga_pwr_domain_on() local
59 if (cpu_id == -1) in socfpga_pwr_domain_on()
63 if (cpu_id == 0x00) { in socfpga_pwr_domain_on()
69 mmio_write_64(PLAT_CPUID_RELEASE, cpu_id); in socfpga_pwr_domain_on()
74 bl31_plat_set_secondary_cpu_entrypoint(cpu_id); in socfpga_pwr_domain_on()
76 mmio_setbits_32(SOCFPGA_RSTMGR(MPUMODRST), 1 << cpu_id); in socfpga_pwr_domain_on()
77 mmio_write_64(PLAT_CPUID_RELEASE, cpu_id); in socfpga_pwr_domain_on()
109 unsigned int cpu_id = plat_my_core_pos(); in socfpga_pwr_domain_suspend() local
118 mmio_setbits_32(SOCFPGA_RSTMGR(MPUMODRST), 1 << cpu_id); in socfpga_pwr_domain_suspend()
[all …]
/trusted-firmware-a-latest/plat/nuvoton/common/
Dnuvoton_topology.c34 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
43 cpu_id = (unsigned int)MPIDR_AFFLVL0_VAL(mpidr); in plat_core_pos_by_mpidr()
46 cpu_id > PLATFORM_MAX_CPU_PER_CLUSTER) { in plat_core_pos_by_mpidr()
50 return (int)(cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/arm/board/a5ds/
Da5ds_topology.c31 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
39 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
48 if (cpu_id >= A5DS_MAX_CPUS_PER_CLUSTER) in plat_core_pos_by_mpidr()
51 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/imx/common/
Dimx8_topology.c25 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
33 cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in plat_core_pos_by_mpidr()
36 cpu_id > PLATFORM_MAX_CPU_PER_CLUSTER) in plat_core_pos_by_mpidr()
39 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/aspeed/ast2700/
Dplat_topology.c23 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
32 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
38 if (cpu_id >= PLATFORM_CORE_COUNT_PER_CLUSTER) { in plat_core_pos_by_mpidr()
42 return (cluster_id * PLATFORM_CORE_COUNT_PER_CLUSTER) + cpu_id; in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/hisilicon/hikey960/
Dhikey960_topology.c45 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
62 if (cpu_id >= PLATFORM_CORE_COUNT_PER_CLUSTER) in plat_core_pos_by_mpidr()
65 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/hisilicon/hikey/
Dhikey_topology.c45 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
62 if (cpu_id >= PLATFORM_CORE_COUNT_PER_CLUSTER) in plat_core_pos_by_mpidr()
65 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/rockchip/rk3328/drivers/pmu/
Dpmu.c36 static inline uint32_t get_cpus_pwr_domain_cfg_info(uint32_t cpu_id) in get_cpus_pwr_domain_cfg_info() argument
40 pd_reg = mmio_read_32(PMU_BASE + PMU_PWRDN_CON) & BIT(cpu_id); in get_cpus_pwr_domain_cfg_info()
41 apm_reg = mmio_read_32(PMU_BASE + PMU_CPUAPM_CON(cpu_id)) & in get_cpus_pwr_domain_cfg_info()
54 static int cpus_power_domain_on(uint32_t cpu_id) in cpus_power_domain_on() argument
58 cpu_pd = PD_CPU0 + cpu_id; in cpus_power_domain_on()
59 cfg_info = get_cpus_pwr_domain_cfg_info(cpu_id); in cpus_power_domain_on()
63 mmio_write_32(PMU_BASE + PMU_CPUAPM_CON(cpu_id), in cpus_power_domain_on()
68 mmio_write_32(PMU_BASE + PMU_CPUAPM_CON(cpu_id), in cpus_power_domain_on()
75 WARN("%s: cpu%d is not in off,!\n", __func__, cpu_id); in cpus_power_domain_on()
79 mmio_write_32(PMU_BASE + PMU_CPUAPM_CON(cpu_id), in cpus_power_domain_on()
[all …]
/trusted-firmware-a-latest/plat/mediatek/mt8183/
Dplat_topology.c38 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
46 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
55 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) in plat_core_pos_by_mpidr()
58 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/mediatek/mt8173/
Dplat_topology.c39 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
47 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
56 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) in plat_core_pos_by_mpidr()
59 return (cpu_id + (cluster_id * 4)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/st/stm32mp1/
Dstm32mp1_topology.c32 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
42 cpu_id = (mpidr_copy >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
52 if (cpu_id >= PLATFORM_CORE_COUNT) { in plat_core_pos_by_mpidr()
56 return (int)cpu_id; in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/xilinx/versal_net/
Dplat_topology.c43 uint32_t cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
48 cpu_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
58 if (cpu_id >= PLATFORM_CORE_COUNT_PER_CLUSTER) { in plat_core_pos_by_mpidr()
62 return (cpu_id + (cluster_id * PLATFORM_CORE_COUNT_PER_CLUSTER)); in plat_core_pos_by_mpidr()
Dplat_psci_pm.c28 uint32_t cpu_id = plat_core_pos_by_mpidr(mpidr); in versal_net_pwr_domain_on() local
32 __func__, mpidr, cpu_id); in versal_net_pwr_domain_on()
34 if (cpu_id == -1) { in versal_net_pwr_domain_on()
38 proc = pm_get_proc(cpu_id); in versal_net_pwr_domain_on()
60 uint32_t cpu_id = plat_my_core_pos(); in versal_net_pwr_domain_off() local
61 const struct pm_proc *proc = pm_get_proc(cpu_id); in versal_net_pwr_domain_off()
109 uint32_t cpu_id = plat_my_core_pos(); in versal_net_pwr_domain_suspend() local
110 const struct pm_proc *proc = pm_get_proc(cpu_id); in versal_net_pwr_domain_suspend()
152 uint32_t cpu_id = plat_my_core_pos(); in versal_net_pwr_domain_suspend_finish() local
153 const struct pm_proc *proc = pm_get_proc(cpu_id); in versal_net_pwr_domain_suspend_finish()
/trusted-firmware-a-latest/plat/mediatek/mt8192/
Dplat_topology.c43 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
60 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
70 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) { in plat_core_pos_by_mpidr()
74 return (cpu_id + (cluster_id * 8)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/mediatek/mt8186/
Dplat_topology.c38 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
55 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
65 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) { in plat_core_pos_by_mpidr()
69 return (cpu_id + (cluster_id * 8)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/mediatek/mt8195/
Dplat_topology.c38 unsigned int cluster_id, cpu_id; in plat_core_pos_by_mpidr() local
55 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
65 if (cpu_id >= PLATFORM_MAX_CPUS_PER_CLUSTER) { in plat_core_pos_by_mpidr()
69 return (cpu_id + (cluster_id * 8)); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/nvidia/tegra/drivers/flowctrl/
Dflowctrl.c47 static inline void tegra_fc_cc4_ctrl(int cpu_id, uint32_t val) in tegra_fc_cc4_ctrl() argument
49 mmio_write_32(flowctrl_offset_cc4_ctrl[cpu_id], val); in tegra_fc_cc4_ctrl()
50 val = mmio_read_32(flowctrl_offset_cc4_ctrl[cpu_id]); in tegra_fc_cc4_ctrl()
53 static inline void tegra_fc_cpu_csr(int cpu_id, uint32_t val) in tegra_fc_cpu_csr() argument
55 mmio_write_32(flowctrl_offset_cpu_csr[cpu_id], val); in tegra_fc_cpu_csr()
56 val = mmio_read_32(flowctrl_offset_cpu_csr[cpu_id]); in tegra_fc_cpu_csr()
59 static inline void tegra_fc_halt_cpu(int cpu_id, uint32_t val) in tegra_fc_halt_cpu() argument
61 mmio_write_32(flowctrl_offset_halt_cpu[cpu_id], val); in tegra_fc_halt_cpu()
62 val = mmio_read_32(flowctrl_offset_halt_cpu[cpu_id]); in tegra_fc_halt_cpu()
65 static void tegra_fc_prepare_suspend(int cpu_id, uint32_t csr) in tegra_fc_prepare_suspend() argument
[all …]
/trusted-firmware-a-latest/plat/imx/imx8qm/
Dimx8qm_psci.c78 unsigned int cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in imx_pwr_domain_on() local
87 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_on()
89 ERROR("core %d power on failed!\n", cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id); in imx_pwr_domain_on()
94 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_on()
96 ERROR("boot core %d failed!\n", cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id); in imx_pwr_domain_on()
118 unsigned int cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in imx_pwr_domain_off() local
122 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_pwr_domain_off()
130 printf("turn off cluster:%d core:%d\n", cluster_id, cpu_id); in imx_pwr_domain_off()
137 unsigned int cpu_id = MPIDR_AFFLVL0_VAL(mpidr); in imx_domain_suspend() local
142 ap_core_index[cpu_id + PLATFORM_CLUSTER0_CORE_COUNT * cluster_id], in imx_domain_suspend()
[all …]
/trusted-firmware-a-latest/plat/rockchip/rk3288/drivers/pmu/
Dpmu.c208 static int cpus_power_domain_on(uint32_t cpu_id) in cpus_power_domain_on() argument
212 cpu_pd = PD_CPU0 + cpu_id; in cpus_power_domain_on()
218 BIT(cpu_id) | (BIT(cpu_id) << 16)); in cpus_power_domain_on()
226 mmio_write_32(CRU_BASE + CRU_SOFTRSTS_CON(0), BIT(cpu_id) << 16); in cpus_power_domain_on()
231 static int cpus_power_domain_off(uint32_t cpu_id) in cpus_power_domain_off() argument
233 uint32_t cpu_pd = PD_CPU0 + cpu_id; in cpus_power_domain_off()
238 if (check_cpu_wfie(cpu_id, CKECK_WFEI_MSK)) in cpus_power_domain_off()
243 BIT(cpu_id) | (BIT(cpu_id) << 16)); in cpus_power_domain_off()
278 uint32_t cpu_id = plat_core_pos_by_mpidr(mpidr); in rockchip_soc_cores_pwr_dm_on() local
280 assert(cpu_id < PLATFORM_CORE_COUNT); in rockchip_soc_cores_pwr_dm_on()
[all …]

123