Home
last modified time | relevance | path

Searched refs:CTX_EL3STATE_OFFSET (Results 1 – 5 of 5) sorted by relevance

/trusted-firmware-a-latest/bl31/aarch64/
Dea_delegate.S114 str x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_GPREG_LR]
116 str x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ESR_EL3]
118 str x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_SPSR_EL3]
120 str x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ELR_EL3]
123 str x30, [sp, #CTX_EL3STATE_OFFSET + CTX_NESTED_EA_FLAG]
140 ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ELR_EL3]
142 str xzr, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ELR_EL3]
143 ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_SPSR_EL3]
145 str xzr, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_SPSR_EL3]
146 ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ESR_EL3]
[all …]
Druntime_exceptions.S202 ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_NESTED_EA_FLAG]
208 str xzr, [sp, #CTX_EL3STATE_OFFSET + CTX_NESTED_EA_FLAG]
370 ldr x12, [x6, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
382 stp x16, x17, [x6, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
489 ldr x1, [x19, #CTX_EL3STATE_OFFSET + CTX_ELR_EL3]
491 str x1, [x19, #CTX_EL3STATE_OFFSET + CTX_ELR_EL3]
543 stp x0, x1, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
546 ldr x2, [sp, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
667 ldr x29, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ELR_EL3]
671 str x28, [sp, #CTX_EL3STATE_OFFSET + CTX_SAVED_ELR_EL3]
[all …]
/trusted-firmware-a-latest/bl1/aarch64/
Dbl1_exceptions.S166 ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
254 ldr x12, [x6, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
271 stp x16, x17, [x6, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
272 str x18, [x6, #CTX_EL3STATE_OFFSET + CTX_SCR_EL3]
/trusted-firmware-a-latest/lib/el3_runtime/aarch64/
Dcontext.S383 ldr x17, [sp, #CTX_EL3STATE_OFFSET + CTX_MPAM3_EL3]
425 str x9, [sp, #CTX_EL3STATE_OFFSET + CTX_PMCR_EL0]
509 ldr x0, [sp, #CTX_EL3STATE_OFFSET + CTX_PMCR_EL0]
582 ldr x10, [sp, #CTX_EL3STATE_OFFSET + CTX_SCR_EL3]
614 str x17, [sp, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
660 ldr x18, [sp, #CTX_EL3STATE_OFFSET + CTX_SCR_EL3]
661 ldp x16, x17, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
679 str xzr, [sp, #CTX_EL3STATE_OFFSET + CTX_NESTED_EA_FLAG]
/trusted-firmware-a-latest/include/lib/el3_runtime/aarch64/
Dcontext.h57 #define CTX_EL3STATE_OFFSET (CTX_GPREGS_OFFSET + CTX_GPREGS_END) macro
89 #define CTX_EL1_SYSREGS_OFFSET (CTX_EL3STATE_OFFSET + CTX_EL3STATE_END)
501 CASSERT(CTX_EL3STATE_OFFSET == __builtin_offsetof(cpu_context_t, el3state_ctx),