Searched refs:SCR (Results 1 – 8 of 8) sorted by relevance
/trusted-firmware-a-3.7.0/include/arch/aarch32/ |
D | smccc_macros.S | 27 ldcopr r4, SCR 29 stcopr r2, SCR 60 stcopr r4, SCR 86 ldcopr r4, SCR 136 stcopr r1, SCR 169 ldcopr r4, SCR 171 stcopr r2, SCR 201 stcopr r4, SCR
|
D | el3_common_macros.S | 47 stcopr r0, SCR 245 ldcopr r0, SCR
|
D | arch_helpers.h | 231 DEFINE_COPROCR_RW_FUNCS(scr, SCR) in DEFINE_SYSREG_RW_FUNCS()
|
D | arch.h | 530 #define SCR p15, 0, c1, c1, 0 macro
|
/trusted-firmware-a-3.7.0/bl32/sp_min/aarch32/ |
D | entrypoint.S | 34 ldcopr \reg, SCR 37 stcopr \reg, SCR 206 stcopr r0, SCR 250 stcopr r0, SCR
|
/trusted-firmware-a-3.7.0/bl1/aarch32/ |
D | bl1_exceptions.S | 41 ldcopr r8, SCR 110 stcopr r0, SCR
|
/trusted-firmware-a-3.7.0/docs/getting_started/ |
D | psci-lib-integration-guide.rst | 102 #. Values for certain system registers like SCR and SCTLR cannot be 114 registers: R0 - R3, LR (R14), SCR, SPSR, SCTLR. 156 for AArch32 and in EL3 for AArch64. The NS bit in SCR (in AArch32) or SCR_EL3
|
/trusted-firmware-a-3.7.0/docs/ |
D | change-log.md | 1544 …- restore SPSR/ELR/SCR after esb ([ff1d2ef](https://review.trustedfirmware.org/plugins/gitiles/TF-…
|