Searched refs:CTX_GPREGS_OFFSET (Results 1 – 15 of 15) sorted by relevance
/trusted-firmware-a-3.7.0/lib/cpus/aarch64/ |
D | wa_cve_2017_5715_bpiall.S | 26 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 27 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 28 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4] 29 stp x6, x7, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X6] 30 stp x8, x9, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X8] 31 stp x10, x11, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X10] 32 stp x12, x13, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X12] 33 stp x14, x15, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X14] 34 stp x16, x17, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X16] 35 stp x18, x19, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X18] [all …]
|
D | wa_cve_2022_23960_bhb.S | 16 str x2, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 28 ldr x2, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
|
D | wa_cve_2017_5715_mmu.S | 20 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 63 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
|
D | cortex_a76.S | 45 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 47 stp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 50 ldp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 67 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 291 ldp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
|
D | neoverse_n1.S | 264 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 265 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 266 ldp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4] 267 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
|
D | denver.S | 33 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 54 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
|
/trusted-firmware-a-3.7.0/lib/el3_runtime/aarch64/ |
D | context.S | 405 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 406 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 407 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4] 408 stp x6, x7, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X6] 409 stp x8, x9, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X8] 410 stp x10, x11, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X10] 411 stp x12, x13, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X12] 412 stp x14, x15, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X14] 413 stp x16, x17, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X16] 414 stp x18, x19, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X18] [all …]
|
/trusted-firmware-a-3.7.0/bl31/aarch64/ |
D | runtime_exceptions.S | 48 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR] 52 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR] 90 str x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 93 ldr x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 503 str x0, [x6, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 508 ldp x28, x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X28] 509 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR] 607 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 608 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2] 609 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4] [all …]
|
D | ea_delegate.S | 130 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
|
D | crash_reporting.S | 214 add x7, sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0
|
/trusted-firmware-a-3.7.0/include/arch/aarch64/ |
D | el2_common_macros.S | 387 str x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 389 ldr x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
|
D | el3_common_macros.S | 429 str x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29] 431 ldr x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
|
/trusted-firmware-a-3.7.0/include/lib/el3_runtime/aarch64/ |
D | context.h | 17 #define CTX_GPREGS_OFFSET U(0x0) macro 57 #define CTX_EL3STATE_OFFSET (CTX_GPREGS_OFFSET + CTX_GPREGS_END) 489 CASSERT(CTX_GPREGS_OFFSET == __builtin_offsetof(cpu_context_t, gpregs_ctx),
|
/trusted-firmware-a-3.7.0/docs/security_advisories/ |
D | security-advisory-tfv-8.rst | 49 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0] 50 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
|
/trusted-firmware-a-3.7.0/bl1/aarch64/ |
D | bl1_exceptions.S | 85 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
|