Home
last modified time | relevance | path

Searched refs:SEC_SRAM_BASE (Results 1 – 5 of 5) sorted by relevance

/trusted-firmware-a-3.6.0-3.5.0/plat/rpi/rpi3/
Drpi3_bl31_setup.c210 rc = fdt_add_mem_rsv(dtb, SEC_SRAM_BASE, SEC_SRAM_SIZE); in rpi3_dtb_add_mem_rsv()
215 INFO("rpi3: Reserved 0x%llx - 0x%llx in DTB\n", SEC_SRAM_BASE, in rpi3_dtb_add_mem_rsv()
216 SEC_SRAM_BASE + SEC_SRAM_SIZE); in rpi3_dtb_add_mem_rsv()
/trusted-firmware-a-3.6.0-3.5.0/plat/rpi/rpi3/include/
Dplatform_def.h75 #define SEC_SRAM_BASE ULL(0x00200000) macro
93 #define SEC_SRAM_BASE ULL(0x10000000) macro
119 #define SHARED_RAM_BASE SEC_SRAM_BASE
/trusted-firmware-a-3.6.0-3.5.0/plat/qemu/qemu/include/
Dplatform_def.h85 #define SEC_SRAM_BASE 0x0e000000 macro
104 #define SHARED_RAM_BASE SEC_SRAM_BASE
/trusted-firmware-a-3.6.0-3.5.0/plat/qemu/qemu_sbsa/include/
Dplatform_def.h74 #define SEC_SRAM_BASE 0x20000000 macro
91 #define SHARED_RAM_BASE SEC_SRAM_BASE
/trusted-firmware-a-3.6.0-3.5.0/docs/
Dchange-log.md4492 - Explicitly map SEC_SRAM_BASE to 0x0