Home
last modified time | relevance | path

Searched refs:el_status (Results 1 – 13 of 13) sorted by relevance

/trusted-firmware-a-3.4.0/plat/intel/soc/common/aarch64/
Dplatform_common.c42 unsigned long el_status; in socfpga_get_spsr_for_bl33_entry() local
47 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in socfpga_get_spsr_for_bl33_entry()
48 el_status &= ID_AA64PFR0_ELX_MASK; in socfpga_get_spsr_for_bl33_entry()
50 mode = (el_status) ? MODE_EL2 : MODE_EL1; in socfpga_get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/marvell/armada/common/aarch64/
Dmarvell_common.c110 unsigned long el_status; in marvell_get_spsr_for_bl33_entry() local
115 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in marvell_get_spsr_for_bl33_entry()
116 el_status &= ID_AA64PFR0_ELX_MASK; in marvell_get_spsr_for_bl33_entry()
118 mode = (el_status) ? MODE_EL2 : MODE_EL1; in marvell_get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/hisilicon/poplar/
Dbl2_plat_setup.c63 unsigned long el_status; in poplar_get_spsr_for_bl33_entry() local
68 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in poplar_get_spsr_for_bl33_entry()
69 el_status &= ID_AA64PFR0_ELX_MASK; in poplar_get_spsr_for_bl33_entry()
71 mode = (el_status) ? MODE_EL2 : MODE_EL1; in poplar_get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/intel/soc/agilex/
Dbl2_plat_setup.c145 unsigned long el_status; in get_spsr_for_bl33_entry() local
150 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
151 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
153 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/intel/soc/stratix10/
Dbl2_plat_setup.c144 unsigned long el_status; in get_spsr_for_bl33_entry() local
149 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
150 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
152 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/ti/k3/common/
Dk3_bl31_setup.c45 unsigned long el_status; in k3_get_spsr_for_bl33_entry() local
50 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in k3_get_spsr_for_bl33_entry()
51 el_status &= ID_AA64PFR0_ELX_MASK; in k3_get_spsr_for_bl33_entry()
53 mode = (el_status) ? MODE_EL2 : MODE_EL1; in k3_get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8m/imx8mp/
Dimx8mp_bl31_setup.c81 unsigned long el_status; in get_spsr_for_bl33_entry() local
86 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
87 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
89 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8m/imx8mm/
Dimx8mm_bl31_setup.c86 unsigned long el_status; in get_spsr_for_bl33_entry() local
91 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
92 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
94 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8m/imx8mn/
Dimx8mn_bl31_setup.c85 unsigned long el_status; in get_spsr_for_bl33_entry() local
90 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
91 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
93 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/socionext/synquacer/
Dsq_bl31_setup.c93 unsigned long el_status; in sq_get_spsr_for_bl33_entry() local
98 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in sq_get_spsr_for_bl33_entry()
99 el_status &= ID_AA64PFR0_ELX_MASK; in sq_get_spsr_for_bl33_entry()
101 mode = (el_status) ? MODE_EL2 : MODE_EL1; in sq_get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8m/imx8mq/
Dimx8mq_bl31_setup.c93 unsigned long el_status; in get_spsr_for_bl33_entry() local
98 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
99 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
101 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8qx/
Dimx8qx_bl31_setup.c88 unsigned long el_status; in get_spsr_for_bl33_entry() local
93 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
94 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
96 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/trusted-firmware-a-3.4.0/plat/imx/imx8qm/
Dimx8qm_bl31_setup.c77 unsigned long el_status; in get_spsr_for_bl33_entry() local
82 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
83 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
85 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()