/trusted-firmware-a-3.4.0/plat/mediatek/mt8186/drivers/spm/constraints/ |
D | mt_spm_rc_dram.c | 127 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_run_rc_dram() local 135 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_dram() 140 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | (IS_PLAT_SUSPEND_ID(state_id) ? in spm_run_rc_dram() 143 (void)allows; in spm_run_rc_dram() 160 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_reset_rc_dram() local 168 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_dram() 173 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_dram() 175 (void)allows; in spm_reset_rc_dram()
|
D | mt_spm_rc_syspll.c | 134 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_run_rc_syspll() local 142 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_syspll() 147 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | (IS_PLAT_SUSPEND_ID(state_id) ? in spm_run_rc_syspll() 150 (void)allows; in spm_run_rc_syspll() 168 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_reset_rc_syspll() local 176 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_syspll() 181 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_syspll() 183 (void)allows; in spm_reset_rc_syspll()
|
/trusted-firmware-a-3.4.0/plat/mediatek/mt8192/drivers/spm/constraints/ |
D | mt_spm_rc_dram.c | 127 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_run_rc_dram() local 135 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_dram() 140 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | in spm_run_rc_dram() 144 (void)allows; in spm_run_rc_dram() 162 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_reset_rc_dram() local 170 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_dram() 175 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_dram() 177 (void)allows; in spm_reset_rc_dram()
|
D | mt_spm_rc_syspll.c | 127 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_run_rc_syspll() local 135 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_syspll() 140 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | in spm_run_rc_syspll() 144 (void)allows; in spm_run_rc_syspll() 163 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_reset_rc_syspll() local 171 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_syspll() 176 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_syspll() 178 (void)allows; in spm_reset_rc_syspll()
|
/trusted-firmware-a-3.4.0/plat/mediatek/mt8195/drivers/spm/constraints/ |
D | mt_spm_rc_dram.c | 136 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_run_rc_dram() local 144 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_dram() 149 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | in spm_run_rc_dram() 153 (void)allows; in spm_run_rc_dram() 172 unsigned int allows = CONSTRAINT_DRAM_ALLOW; in spm_reset_rc_dram() local 180 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_dram() 185 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_dram() 187 (void)allows; in spm_reset_rc_dram()
|
D | mt_spm_rc_syspll.c | 135 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_run_rc_syspll() local 143 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_run_rc_syspll() 148 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_ENTER, allows | in spm_run_rc_syspll() 152 (void)allows; in spm_run_rc_syspll() 171 unsigned int allows = CONSTRAINT_SYSPLL_ALLOW; in spm_reset_rc_syspll() local 179 allows |= MT_RM_CONSTRAINT_ALLOW_BBLPM; in spm_reset_rc_syspll() 184 mt_spm_sspm_notify_u32(MT_SPM_NOTIFY_LP_LEAVE, allows); in spm_reset_rc_syspll() 186 (void)allows; in spm_reset_rc_syspll()
|
/trusted-firmware-a-3.4.0/docs/plat/ |
D | nvidia-tegra.rst | 12 these processor complexes and allows heterogeneous multi-processing with all 29 high speed coherency fabric connects these two processor complexes and allows 45 capacity allows. 84 This allows other Trusted OS vendors to use the upstream code and include
|
D | allwinner.rst | 57 This allows more advanced power saving techniques, like suspend to RAM. 65 programming them to their respective voltages. That allows bootloader
|
D | qemu.rst | 14 via register x0, as expected by a Linux kernel. This allows a Linux kernel image
|
/trusted-firmware-a-3.4.0/docs/components/ |
D | ras.rst | 24 exceptions resulting from platform errors in EL3. It allows the platform to 45 The RAS framework allows the platform to define handlers for External Abort, 57 architecture allows for error records to be accessible via system or 164 interrupt number. This allows for fast look of handlers in order to service RAS
|
D | romlib-design.rst | 10 The "library at ROM" feature allows platforms to build a library of functions to 106 entries in the index file that contain the keyword ``patch``. Thus, it allows
|
D | rmm-el3-comms-spec.rst | 66 down into RMM certain platform specific information dynamically. This allows 68 variations. It also allows RMM to be decoupled from the other boot loader 385 SMCCC v1.3 allows NS world to specify whether SVE context is in use. In this
|
D | granule-protection-tables-design.rst | 127 The Granule Transition Service allows memory mapped with GPT_MAP_REGION_GRANULE 130 transitioned back to non-secure. This library only allows memory mapped as
|
D | cot-binding.rst | 4 The device tree allows to describe the chain of trust with the help of
|
D | xlat-tables-lib-v2-design.rst | 349 optimization that allows creation of the initial set of translation tables in 361 allows up to 4 lookup levels). 378 Note that not every translation level allows any type of descriptor. Depending
|
D | arm-sip-service.rst | 29 allows callers to retrieve timestamps captured at various paths in TF-A
|
/trusted-firmware-a-3.4.0/docs/design/ |
D | alt-boot-flows.rst | 8 the highest exception level is required. It allows full, direct access to the
|
D | firmware-design.rst | 351 ``bl1_plat_handle_pre_image_load()`` which allows the platform to update or 485 this waste, a special mode enables BL2 to execute at EL3, which allows 508 __TEXT_RESIDENT_END__ that allows the platform to configure 549 architectural initialization in BL31 allows override of any previous 672 platform specific purpose. This convention allows platforms which use TF-A's 783 can be used for other platform specific purpose. This convention allows 1109 informs the TSPD about the requested power management operation. This allows 1298 TF-A implements a framework that allows CPU and platform ports to perform 1351 behaviours and allows a processor to export its implementation of that 1364 #. allows any processor specific initialization before the caches and MMU [all …]
|
/trusted-firmware-a-3.4.0/docs/perf/ |
D | performance-monitoring-unit.rst | 4 The Performance Monitoring Unit (PMU) allows recording of architectural and
|
/trusted-firmware-a-3.4.0/docs/getting_started/ |
D | build-options.rst | 132 - ``BUILD_STRING``: Input string for VERSION_STRING, which allows the TF-A 237 allows platforms with auxiliary counters to describe them via the 272 extension. It allows access to the SCXTNUM_EL2 (Software Context Number) 279 Timing) extension. It allows setting the ``DIT`` bit of PSTATE in EL3. 339 Host Extensions) extension. It allows access to CONTEXTIDR_EL2 register 356 mechanism. When this option is set to ``1`` or ``2``, EL3 allows lower ELs to 363 Mitigation Mechanism supported by certain Arm cores, which allows the SoC 369 allows platforms with cores supporting MPMM to describe them via the 557 This allows GICv2 platforms to enable features requiring EL3 interrupt type. 674 - ``OVERRIDE_LIBC``: This option allows platforms to override the default libc [all …]
|
/trusted-firmware-a-3.4.0/docs/process/ |
D | coding-guidelines.rst | 146 This allows the linker to put the data in a read-only data section instead of a 227 image is provided by multiple entities. This allows us to be more aggressive in 400 pointers to arbitrary data. This allows the calling function to pass a 416 can also return an error code; the signed type allows for a negative return
|
D | commit-style.rst | 7 code-base are transparent and approachable to reviewers, and it allows us to
|
D | security-hardening.rst | 80 The ``MDCR_EL3`` register allows EL3 to configure the PMU (among other things).
|
/trusted-firmware-a-3.4.0/docs/about/ |
D | features.rst | 68 - An Exception Handling Framework (EHF) that allows dispatching of EL3
|
/trusted-firmware-a-3.4.0/docs/security_advisories/ |
D | security-advisory-tfv-1.rst | 28 known as recovery mode). This allows most FWU functionality to be implemented in
|