Home
last modified time | relevance | path

Searched refs:SOF_MEM_VECBASE (Results 1 – 12 of 12) sorted by relevance

/sof-2.7.6/src/platform/apollolake/
Dapollolake.x.in33 org = SOF_MEM_VECBASE,
36 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS - SOF_MEM_VECT_LIT_SIZE,
39 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS,
42 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS - SOF_MEM_VECT_LIT_SIZE,
45 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS,
48 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS - SOF_MEM_VECT_LIT_SIZE,
51 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS,
54 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS - SOF_MEM_VECT_LIT_SIZE,
57 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS,
60 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL6_VECOFS - SOF_MEM_VECT_LIT_SIZE,
[all …]
/sof-2.7.6/src/platform/suecreek/
Dsuecreek.x.in31 org = SOF_MEM_VECBASE,
34 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS - SOF_MEM_VECT_LIT_SIZE,
37 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS,
40 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS - SOF_MEM_VECT_LIT_SIZE,
43 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS,
46 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS - SOF_MEM_VECT_LIT_SIZE,
49 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS,
52 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS - SOF_MEM_VECT_LIT_SIZE,
55 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS,
58 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL6_VECOFS - SOF_MEM_VECT_LIT_SIZE,
[all …]
/sof-2.7.6/src/platform/cannonlake/
Dcannonlake.x.in25 org = SOF_MEM_VECBASE,
28 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS - SOF_MEM_VECT_LIT_SIZE,
31 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS,
34 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS - SOF_MEM_VECT_LIT_SIZE,
37 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS,
40 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS - SOF_MEM_VECT_LIT_SIZE,
43 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS,
46 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS - SOF_MEM_VECT_LIT_SIZE,
49 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS,
52 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL6_VECOFS - SOF_MEM_VECT_LIT_SIZE,
[all …]
/sof-2.7.6/src/platform/icelake/
Dicelake.x.in25 org = SOF_MEM_VECBASE,
28 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS - SOF_MEM_VECT_LIT_SIZE,
31 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS,
34 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS - SOF_MEM_VECT_LIT_SIZE,
37 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS,
40 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS - SOF_MEM_VECT_LIT_SIZE,
43 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS,
46 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS - SOF_MEM_VECT_LIT_SIZE,
49 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS,
52 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL6_VECOFS - SOF_MEM_VECT_LIT_SIZE,
[all …]
/sof-2.7.6/src/platform/tigerlake/
Dtigerlake.x.in25 org = SOF_MEM_VECBASE,
28 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS - SOF_MEM_VECT_LIT_SIZE,
31 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL2_VECOFS,
34 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS - SOF_MEM_VECT_LIT_SIZE,
37 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL3_VECOFS,
40 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS - SOF_MEM_VECT_LIT_SIZE,
43 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL4_VECOFS,
46 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS - SOF_MEM_VECT_LIT_SIZE,
49 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL5_VECOFS,
52 org = SOF_MEM_VECBASE + XCHAL_INTLEVEL6_VECOFS - SOF_MEM_VECT_LIT_SIZE,
[all …]
/sof-2.7.6/src/platform/baytrail/include/platform/lib/
Dmemory.h183 #define SOF_MEM_VECBASE 0xff2c0400 macro
/sof-2.7.6/src/platform/suecreek/include/platform/lib/
Dmemory.h387 #define SOF_MEM_VECBASE HP_SRAM_VECBASE_RESET macro
/sof-2.7.6/src/platform/icelake/include/platform/lib/
Dmemory.h381 #define SOF_MEM_VECBASE HP_SRAM_VECBASE_RESET macro
/sof-2.7.6/src/platform/cannonlake/include/platform/lib/
Dmemory.h409 #define SOF_MEM_VECBASE HP_SRAM_VECBASE_RESET macro
/sof-2.7.6/src/platform/apollolake/include/platform/lib/
Dmemory.h422 #define SOF_MEM_VECBASE \ macro
/sof-2.7.6/src/platform/tigerlake/include/platform/lib/
Dmemory.h414 #define SOF_MEM_VECBASE HP_SRAM_VECBASE_RESET macro
/sof-2.7.6/src/platform/baytrail/
Dbaytrail.x.in25 org = SOF_MEM_VECBASE,
159 PROVIDE(_memmap_vecbase_reset = SOF_MEM_VECBASE);