Home
last modified time | relevance | path

Searched refs:LP_SRAM_BASE (Results 1 – 12 of 12) sorted by relevance

/sof-2.7.6/src/platform/library/include/platform/lib/
Dmemory.h72 #define LP_SRAM_BASE 0 macro
149 #define HEAP_LP_SYSTEM_BASE (LP_SRAM_BASE + SOF_LP_DATA_SIZE)
164 #define HEAP_LP_BUFFER_BASE LP_SRAM_BASE
/sof-2.7.6/src/platform/tigerlake/include/platform/lib/
Dmemory.h359 #define LP_SRAM_BASE 0xBE800000 macro
363 #define LP_SRAM_ALT_RESET_VEC_BASE LP_SRAM_BASE
376 #define LP_SRAM_START LP_SRAM_BASE
382 #define LPS_RESTORE_VECTOR_ADDR (LP_SRAM_BASE + LPS_RESTORE_VECTOR_OFFSET)
388 #define HEAP_LP_BUFFER_SIZE (LP_SRAM_SIZE - (LP_SRAM_START - LP_SRAM_BASE))
409 #define SOF_LP_STACK_BASE (LP_SRAM_BASE + LP_SRAM_SIZE)
/sof-2.7.6/src/platform/cannonlake/include/platform/lib/
Dmemory.h349 #define LP_SRAM_BASE 0xBE800000 macro
364 #define HEAP_LP_SYSTEM_BASE (LP_SRAM_BASE + SOF_LP_DATA_SIZE)
378 #define LPS_RESTORE_VECTOR_ADDR (LP_SRAM_BASE + LPS_RESTORE_VECTOR_OFFSET)
383 #define HEAP_LP_BUFFER_BASE LP_SRAM_BASE
405 #define SOF_LP_STACK_BASE (LP_SRAM_BASE + LP_SRAM_SIZE)
/sof-2.7.6/src/platform/icelake/include/platform/lib/
Dmemory.h345 #define LP_SRAM_BASE 0xBE800000 macro
350 #define LPS_RESTORE_VECTOR_ADDR (LP_SRAM_BASE + LPS_RESTORE_VECTOR_OFFSET)
355 #define HEAP_LP_BUFFER_BASE LP_SRAM_BASE
377 #define SOF_LP_STACK_BASE (LP_SRAM_BASE + LP_SRAM_SIZE)
/sof-2.7.6/src/platform/apollolake/include/platform/lib/
Dmemory.h363 #define LP_SRAM_BASE 0xBE800000 macro
378 #define HEAP_LP_SYSTEM_BASE (LP_SRAM_BASE + SOF_LP_DATA_SIZE)
389 #define HEAP_LP_BUFFER_BASE LP_SRAM_BASE
410 #define SOF_LP_STACK_BASE (LP_SRAM_BASE + LP_SRAM_SIZE)
/sof-2.7.6/src/platform/suecreek/include/platform/lib/
Dmemory.h334 #define LP_SRAM_BASE 0xBE800000 macro
349 #define HEAP_LP_SYSTEM_BASE (LP_SRAM_BASE + SOF_LP_DATA_SIZE)
383 #define SOF_LP_STACK_BASE (LP_SRAM_BASE + LP_SRAM_SIZE)
/sof-2.7.6/src/platform/intel/cavs/lib/
Dpm_memory.c83 memory_banks_get(ptr, (char *)ptr + size, LP_SRAM_BASE, &start_bank, in cavs_pm_memory_lp_sram_power_gate()
/sof-2.7.6/src/platform/intel/cavs/
Dlps_wait.c44 #define LPSRAM_HEADER_BYPASS_ADDR (LP_SRAM_BASE - SRAM_ALIAS_OFFSET)
/sof-2.7.6/src/platform/tigerlake/
Dboot_ldr.x.in40 org = LP_SRAM_BASE,
Dtigerlake.x.in119 len = LP_SRAM_SIZE - (LP_SRAM_START - LP_SRAM_BASE)
/sof-2.7.6/src/platform/icelake/
Dboot_ldr.x.in40 org = LP_SRAM_BASE,
Dicelake.x.in106 org = LP_SRAM_BASE,