/nrf_hw_models-latest/src/nrfx/hal/ |
D | nrf_rramc.c | 22 void nrf_rramc_byte_write(uint32_t address, uint8_t value) in nrf_rramc_byte_write() argument 24 nhw_RRAMC_write_byte(address, value); in nrf_rramc_byte_write() 27 void nrf_rramc_halfword_write(uint32_t address, uint16_t value) in nrf_rramc_halfword_write() argument 29 nhw_RRAMC_write_halfword(address,value); in nrf_rramc_halfword_write() 32 void nrf_rramc_word_write(uint32_t address, uint32_t value) in nrf_rramc_word_write() argument 34 nhw_RRAMC_write_word(address,value); in nrf_rramc_word_write()
|
D | nrf_nvmc.c | 78 void nrf_nvmc_word_write(uint32_t addr, uint32_t value) in nrf_nvmc_word_write() argument 80 nhw_nmvc_write_word(addr, value); in nrf_nvmc_word_write()
|
D | nrf_gpio.c | 219 void nrf_gpio_port_dir_write(NRF_GPIO_Type * p_reg, uint32_t value) in nrf_gpio_port_dir_write() argument 221 p_reg->DIR = value; in nrf_gpio_port_dir_write() 225 void nrf_gpio_port_out_write(NRF_GPIO_Type * p_reg, uint32_t value) in nrf_gpio_port_out_write() argument 227 p_reg->OUT = value; in nrf_gpio_port_out_write()
|
D | nrf_grtc.c | 33 uint32_t value, in nrf_grtc_sys_counter_cc_add_set() argument 42 NRFX_ASSERT(value <= NRF_GRTC_SYSCOUNTER_CCADD_MASK); in nrf_grtc_sys_counter_cc_add_set() 45 (value & NRF_GRTC_SYSCOUNTER_CCADD_MASK); in nrf_grtc_sys_counter_cc_add_set()
|
/nrf_hw_models-latest/src/HW_models/ |
D | NRF_GPIO.h | 26 typedef void (*nrf_gpio_input_callback_t)(unsigned int port, unsigned int n, bool value); 27 typedef void (*nrf_gpio_input_callback_hw_t)(unsigned int port, unsigned int n, bool value, void *f… 34 void nrf_gpio_test_change_pin_level(unsigned int port, unsigned int n, bool value); 40 void nrf_gpio_peri_change_output(unsigned int port, unsigned int n, bool value); 54 void nrf_gpio_eval_input(unsigned int port, unsigned int n, bool value);
|
D | NHW_GRTC.c | 186 bs_time_t nhw_GRTC_counter_to_time(uint inst, uint64_t value) { in nhw_GRTC_counter_to_time() argument 188 return value + nhw_grtc_st.GRTC_start_time; in nhw_GRTC_counter_to_time() 340 static inline uint32_t nhw_GRTC_get_counterhighword(uint64_t value) { in nhw_GRTC_get_counterhighword() argument 341 return (value >> 32) & (UINT32_MAX >> BS_MIN(64 - NHW_GRTC_SYSCOUNTER_BW, 32)); in nhw_GRTC_get_counterhighword() 454 uint32_t value = nhw_GRTC_get_SYNCOUNTERL(inst); in nhw_GRTC_regr_sideeffects_SYSCOUNTERL() local 455 uint64_t remain = (uint64_t)UINT32_MAX - value; in nhw_GRTC_regr_sideeffects_SYSCOUNTERL() 459 NRF_GRTC_regs.SYSCOUNTER[n].SYSCOUNTERL = value; in nhw_GRTC_regr_sideeffects_SYSCOUNTERL() 461 return value; in nhw_GRTC_regr_sideeffects_SYSCOUNTERL() 469 uint32_t value = nhw_GRTC_get_SYNCOUNTERH(inst); in nhw_GRTC_regr_sideeffects_SYSCOUNTERH() local 474 value |= GRTC_SYSCOUNTER_SYSCOUNTERH_OVERFLOW_Msk; in nhw_GRTC_regr_sideeffects_SYSCOUNTERH() [all …]
|
D | NHW_RRAMC.h | 19 void nhw_RRAMC_write_word(uint32_t address, uint32_t value); 20 void nhw_RRAMC_write_halfword(uint32_t address, uint16_t value); 21 void nhw_RRAMC_write_byte(uint32_t address, uint8_t value);
|
D | NRF_GPIO_backend.h | 18 void nrf_gpio_backend_short_propagate(unsigned int port, unsigned int n, bool value); 19 void nrf_gpio_backend_write_output_change(unsigned int port, unsigned int n, bool value);
|
D | NRF_GPIO.c | 161 void nrf_gpio_eval_input(unsigned int port, unsigned int n, bool value); 187 void nrf_gpio_test_change_pin_level(unsigned int port, unsigned int n, bool value) { in nrf_gpio_test_change_pin_level() argument 188 nrf_gpio_eval_input(port, n, value); in nrf_gpio_test_change_pin_level() 312 void nrf_gpio_peri_change_output(unsigned int port, unsigned int n, bool value) in nrf_gpio_peri_change_output() argument 332 st->external_OUT |= (uint32_t)value << n; in nrf_gpio_peri_change_output() 453 void nrf_gpio_eval_input(unsigned int port, unsigned int n, bool value) in nrf_gpio_eval_input() argument 467 int diff = ((gpio_st[port].IO_level >> n) & 0x1) ^ (uint32_t)value; in nrf_gpio_eval_input() 482 static void nrf_gpio_output_change_sideeffects(unsigned int port,unsigned int n, bool value) in nrf_gpio_output_change_sideeffects() argument 484 nrf_gpio_backend_write_output_change(port, n, value); in nrf_gpio_output_change_sideeffects() 486 test_outtoggle_callback(port, n, value); in nrf_gpio_output_change_sideeffects() [all …]
|
D | NHW_RRAMC.c | 221 void nhw_RRAMC_write_word(uint32_t address, uint32_t value){ in nhw_RRAMC_write_word() argument 234 *(uint32_t*)&backend->storage[offset] = value; in nhw_RRAMC_write_word() 245 void nhw_RRAMC_write_halfword(uint32_t address, uint16_t value){ in nhw_RRAMC_write_halfword() argument 258 *(uint16_t*)&backend->storage[offset] = value; in nhw_RRAMC_write_halfword() 269 void nhw_RRAMC_write_byte(uint32_t address, uint8_t value){ in nhw_RRAMC_write_byte() argument 276 *(uint8_t*)&backend->storage[offset] = value; in nhw_RRAMC_write_byte()
|
D | NRF_GPIO_backend.c | 128 void nrf_gpio_backend_short_propagate(unsigned int port, unsigned int n, bool value) in nrf_gpio_backend_short_propagate() argument 135 nrf_gpio_eval_input(shorts[port][n][i].port, shorts[port][n][i].pin, value); in nrf_gpio_backend_short_propagate() 157 void nrf_gpio_backend_write_output_change(unsigned int port, unsigned int n, bool value) in nrf_gpio_backend_write_output_change() argument 161 nsi_hws_get_time(), port, n, value); in nrf_gpio_backend_write_output_change()
|
D | NHW_NVMC.h | 26 void nhw_nmvc_write_word(uint32_t address, uint32_t value);
|
D | NHW_UART.c | 330 uint8_t value; in Rx_FIFO_pop() local 337 value = u_el->Rx_FIFO[0]; in Rx_FIFO_pop() 351 return value; in Rx_FIFO_pop() 354 static void Rx_FIFO_push(uint inst, struct uarte_status *u_el, uint8_t value) { in Rx_FIFO_push() argument 361 u_el->Rx_FIFO[u_el->Rx_FIFO_cnt++] = value; in Rx_FIFO_push() 381 static void nhw_UARTE_Rx_match_check(uint inst, struct uarte_status * u_el, uint32_t value) { in nhw_UARTE_Rx_match_check() argument 386 && (NRF_UARTE_regs[inst].DMA.RX.MATCH.CANDIDATE[i] == value)) { in nhw_UARTE_Rx_match_check() 400 (void) value; in nhw_UARTE_Rx_match_check() 412 uint8_t value = Rx_FIFO_pop(inst, u_el); in nhw_UARTE_Rx_DMA_attempt() local 413 *p++ = value; in nhw_UARTE_Rx_DMA_attempt() [all …]
|
D | NRF_GPIOTE.c | 238 static void nrf_gpiote_input_change_ntf(unsigned int port, unsigned int pin_n, bool value, void *cb… in nrf_gpiote_input_change_ntf() argument 253 if ((sc->level == false) && (value == true)) { in nrf_gpiote_input_change_ntf() 258 if ((sc->level == true) && (value == false)) { in nrf_gpiote_input_change_ntf() 263 if (sc->level != value) { in nrf_gpiote_input_change_ntf() 271 sc->level = value; in nrf_gpiote_input_change_ntf()
|
D | NHW_AAR.c | 145 uint32_t value = ptr[0] | (ptr[1] << 8) | (ptr[2] << 16); in read_3_bytes_value() local 146 return value; in read_3_bytes_value()
|
D | irq_ctrl.h | 24 int hw_irq_ctrl_set_wake_even_if_lock(unsigned int inst, int value);
|
D | NHW_GRTC.h | 51 bs_time_t nhw_GRTC_counter_to_time(uint inst, uint64_t value);
|
D | NHW_CRACEN_RNG.c | 224 uint32_t value = rng_st.fifo[rng_st.fifo_rptr]; in fifo_pop() local 242 return value; in fifo_pop()
|
D | NHW_NVMC.c | 478 void nhw_nmvc_write_word(uint32_t address, uint32_t value){ in nhw_nmvc_write_word() argument 498 if ((value == 0xFFFFFFFF) && (offset % this->flash_page_size == 0)) { in nhw_nmvc_write_word() 504 if ((value == 0xFFFFFFFF) && (offset % this->flash_page_size == 0)) { in nhw_nmvc_write_word() 528 *(uint32_t*)&backend->storage[offset] &= value; in nhw_nmvc_write_word()
|
D | irq_ctrl.c | 317 int hw_irq_ctrl_set_wake_even_if_lock(unsigned int inst, int value) in hw_irq_ctrl_set_wake_even_if_lock() argument 320 nhw_intctrl_st[inst].wake_even_if_lock = (value!=0); in hw_irq_ctrl_set_wake_even_if_lock()
|
D | NHW_RADIO_utils.c | 223 double nrfra_LQIformat_to_dBm(uint value){ in nrfra_LQIformat_to_dBm() argument 225 return (double)value + NHW_RADIO_ED_RSSIOFFS; in nrfra_LQIformat_to_dBm()
|
/nrf_hw_models-latest/docs/ |
D | GPIO.md | 65 * Time is a 64 bit unsigned value, representing time in microseconds since boot. 101 Each pair separated by a dot. The first value of each pair being the port number, 102 the second value the pin in that port.
|