Home
last modified time | relevance | path

Searched refs:NRF_CLOCK_regs (Results 1 – 4 of 4) sorted by relevance

/nrf_hw_models-3.7.0/src/HW_models/
DNHW_54L_CLOCK.c61 NRF_CLOCK_Type *NRF_CLOCK_regs[NHW_CLKPWR_TOTAL_INST]; variable
100 NRF_CLOCK_regs[0] = (NRF_CLOCK_Type *)&NRF_CLKPWR_regs[0]; in nhw_CLOCK_init()
128 NRF_CLOCK_regs[0]->INTPEND = 0; in nhw_CLOCK_eval_interrupt()
131 if (NRF_CLOCK_regs[0]->EVENTS_ ##x && (NRF_CLOCK_regs[0]->INTEN & CLOCK_INTENSET_## x ##_Msk)){ \ in nhw_CLOCK_eval_interrupt()
133 NRF_CLOCK_regs[0]->INTPEND |= CLOCK_INTENSET_## x ##_Msk; \ in nhw_CLOCK_eval_interrupt()
152 NRF_CLOCK_regs[0]->XO.RUN = CLOCK_XO_RUN_STATUS_Msk; in nhw_CLOCK_TASK_XOSTART()
161 NRF_CLOCK_regs[0]->XO.RUN = 0; in nhw_CLOCK_TASK_XOSTOP()
170 NRF_CLOCK_regs[0]->PLL.RUN = CLOCK_PLL_RUN_STATUS_Msk; in nhw_CLOCK_TASK_PLLSTART()
179 NRF_CLOCK_regs[0]->PLL.RUN = 0; in nhw_CLOCK_TASK_PLLSTOP()
188 NRF_CLOCK_regs[0]->LFCLK.RUN = CLOCK_LFCLK_RUN_STATUS_Msk; in nhw_CLOCK_TASK_LFCLKSTART()
[all …]
DNHW_CLOCK.c110 NRF_CLOCK_Type *NRF_CLOCK_regs[NHW_CLKPWR_TOTAL_INST]; variable
148 NRF_CLOCK_regs[i] = (NRF_CLOCK_Type *)&NRF_CLKPWR_regs[i]; in nhw_clock_init()
171 NRF_CLOCK_regs[i]->HFXODEBOUNCE = 0x00000010; in nhw_clock_init()
187 if (NRF_CLOCK_regs[inst]->EVENTS_##x \ in nhw_pwrclk_eval_interrupt()
221 NRF_CLOCK_regs[i]->EVENTS_##x = 1; \
228 NRF_CLOCK_regs[i]->EVENTS_##x = 1; \
231 NRF_CLOCK_regs[i]->PUBLISH_##x);\
268 if ((NRF_CLOCK_regs[inst]->LFCLKSTAT & CLOCK_LFCLKRUN_STATUS_Msk) == 0) { /* LCOV_EXCL_START */ in nhw_clock_TASKS_LFCLKSTOP()
277 NRF_CLOCK_regs[inst]->LFCLKRUN = 0; in nhw_clock_TASKS_LFCLKSTOP()
289 NRF_CLOCK_regs[inst]->HFCLKRUN = CLOCK_HFCLKRUN_STATUS_Msk; in nhw_clock_TASKS_HFCLKSTART()
[all …]
DNHW_misc.c153 {(void *)(NRF_CLOCK_regs[NHW_CLKPWR_APP0]) ,0x40005000UL}, in nhw_convert_periph_base_addr()
156 {(void *)(NRF_CLOCK_regs[NHW_CLKPWR_APP0]) ,0x50005000UL}, in nhw_convert_periph_base_addr()
284 {(void *)(NRF_CLOCK_regs[NHW_CLKPWR_NET0]) ,0x41005000UL}, in nhw_convert_periph_base_addr()
/nrf_hw_models-3.7.0/src/nrfx/mdk_replacements/
Dnrf_bsim_redef.h52 extern NRF_CLOCK_Type *NRF_CLOCK_regs[];
54 #define NRF_CLOCK_BASE (NRF_CLOCK_regs[NHW_CLKPWR_0])
128 extern NRF_CLOCK_Type *NRF_CLOCK_regs[];
130 #define NRF_CLOCK_NS_BASE (NRF_CLOCK_regs[NHW_CLKPWR_NET0])
258 extern NRF_CLOCK_Type *NRF_CLOCK_regs[];
260 #define NRF_CLOCK_NS_BASE (NRF_CLOCK_regs[NHW_CLKPWR_APP0])
268 #define NRF_CLOCK_S_BASE (NRF_CLOCK_regs[NHW_CLKPWR_APP0])
863 extern NRF_CLOCK_Type *NRF_CLOCK_regs[];
865 #define NRF_CLOCK_NS_BASE (NRF_CLOCK_regs[NHW_CLKPWR_0])
873 #define NRF_CLOCK_S_BASE (NRF_CLOCK_regs[NHW_CLKPWR_0])